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Problem description
The candidate is to develop a ultra-low-power analogue-to-digital converter
(ADC) for single channel neuron spike recording using a commercially-available
0.18µm CMOS technology. A key requirement is that the circuit occupies a
compact silicon area to allow for scalability within an array. Speciﬁcally, it
is envisaged that the analogue front-end will be conﬁned to the footprint of
a neural probe, which must be scalable up to 100's of channels.
For this project, the candidate must become familiar with the ﬁeld of neu-
rotechnology and speciﬁcally regarding neuron spike recording. A good un-
derstanding to the dynamics of neural signals, and challenges brought on by
the electrode-electrolyte interface would give good insight into deﬁning the
ADC speciﬁcations and in revealing potential improvements.
Both the choice of topology and implementation are left to the candidate, al-
though it is required to be Nyquist-rate to allow for an asynchronous system
architecture. A successful outcome would have a performance comparable to
the state-of-the-art with the design tolerant to process variation to achieve a
3σ production yield. A full-custom layout will be submitted for fabrication
in the target technology.
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Preface
In Autumn 2010 I was invited to work at Imperial College under Dr. Tim-
othy Constandinou as a part of a research team aiming to develop an ultra
low power implantable platform for the next generation neural interfaces.
Recent advances in technology combined with a ground breaking concept for
neural spike sorting on-chip was the foundation of this project motivated by
the need of providing easy to use neuralgic tools paving the way for new
treatments of conditions currently suﬀering from extensive clinical burdens.
The project, spanning over several years, was in an initial phase emphasizing
experimental design and creative thinking my participation concerned and
has therefore dynamically changed while it has progressed. My work omitted
the front-end analogue to digital converter started as the project of course
TFE4540 at NTNU. For convenience, the main content of this project has
been incorporated into this paper [22].
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Abstract
This thesis presents an ultra-low-power 8-bit asynchronous current-mode
successive approximation (SAR) ADC for single channel neuron spike record-
ing. The novel design exploits current mode operating in weak inversion for
high power eﬃciency and is design to operate at a 1.8V supply. The ADC is
running at a 16kHz sampling frequency using under 1µW of power, though
is adjustable using the featured calibration registers. A ﬁnished layout is
presented, occupying less than 0.078mm2. Linear operation through mis-
match and process variations is obtained using a current calibration circuit
connected to both the current mode DAC and all the biases. This ensures
INL < ±0.5 and DNL < ±1, yielding no missing codes and a 3σ production
yield. Calibration is needed because of the relatively large mismatch caused
by sub-threshold operation of the current mirrors. The design also oﬀers a
newly developed current comparator with high resolution and fast settling
relative to the current level and is completable with other state-of-the-art so-
lutions, though still feature some voltage scaling issues left for future work.
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Chapter 1
Introduction
With ever-advancing trends in microelectronics, researchers are now innovat-
ing analytical tools for the in-vivo measurements of neuron activity. They are
developing next generation neural interfaces for totally-implantable devices
that use bio-telemetries for the transmission of both power and data. Such
links require digitised signals for eﬃcient and reliable data transmission there-
fore introducing the need for on-chip analogue-to-digital converters (ADCs).
Traditionally, such systems use single, multiplexed ADCs that are time-
shared [7, 24, 41], whereas this thesis oﬀers single-channel implementations
allowing for an eﬃcient and easily-scalable system. These solutions are also
commonly using charge redistribution voltage-mode successive approxima-
tion (SAR) ADCs despite current mode converters are now demonstrating
excellent characteristics and in particular, high resource eﬃciency (power and
area) [1, 2, 17]. This thesis presents an ultra low power 8-bit asynchronous
current-mode SAR ADC implemented in a commercially-available 0.18µm
CMOS technology intended for neural spike recording. Exploiting current
mode, the requirement of small area is ensured featuring 16kHz sampling
frequency.
The paper is organized as follows: Chapter 2 explains the challenges and
the nature of neural signal recording together with the conceptual technique
of on-chip neural spike sorting. Chapter 3 covers the theory behind applied
techniques and design, while chapter 4 describes the design process. Chapter
5 describes the ﬁnal implementation while chapter 6 brieﬂy presents the
ﬁnal layout. Chapter 7 presents all simulated data and obtained results,
while chapter 8 makes an analysis and discussion of the project. Chapter 9
concludes the report, summarizing the whole project.
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Chapter 2
Neural Science and ADC
requirements
Neural spike recording is not a new scientiﬁc area, but has existed over half
a century. Already conducted experiments yield profound insights into brain
function and how this complex system is aﬀected by neurological injuries and
diseases while recent years research have brought systems like Deep Brain
Stimulator and Cochlear Implants helping thousands of patients worldwide
[37, 45]. However, despite considerable advances in electrode technologies,
the ability to interface digital microelectronics with the brain at the level
of individual neurons is at present severely limited. To be able to mimic
complex brain functions like moving limbs or preventing seizures, individ-
ual neuron recording and stimulation in numbers of hundreds are required.
This aims to make new therapeutic avenues available to neurologists bat-
tling until now untreatable conditions among Huntington's, Parkinson's and
Alzheimer's disease, spinal cord injuries and epilepsy to name a few. To bet-
ter understand the design challenges regarding neuron spike recording a brief
presentation of signal characteristics and recording methods will be explained
in the following.
2.1 Neuron Signals
The analogue voltage potential of a neuron exhibits larger ﬂuctuations when-
ever the neuron ﬁres a signal. This manifests as a voltage pulse usually in
3
range of 50−200µV over a 1−5µs period of time. Each neuron has its own sig-
nature within the 300Hz− 5kHz signal range, though the noisy background
makes them hard to distinguish. A typical signal is shown in ﬁgure 2.1 and is
showing three spikes at ∼100µs,∼140µs and ∼180µs respectively [25]. Be-
cause the neurons are in close proximity of each other surrounded in dielectric
material, the DC potential is correlated to the global brain activity resulting
in unpredictable variations in frequencies below 300Hz, also known as local
ﬁeld potentials (LPFs). This can also be seen in the ﬁgure. Figure 2.2 on
the next page is showing the recording probe array. The LPFs are easily
detected by commercially available technologies and contain information of
general activity in regions of the brain. Understanding and interacting with
the neuron spikes on the other hand, though unclear, scientists widely believe
that it will give access to complete control of the body, though still severely
limited due to its complexity [19].
At the present, arrays of electronic probes inserted into the brain tissue have
no guaranty to the proximity to the actual neurons, making single probes
(referred to as a channel,) picking up signals from several neurons. The
average is 3.4 ± 1.5 per channel. This severely increases the complexity of
systems intended for neuron spike detection as a single probe needs to be
able to distinguish several neurons from each other to detect activity. The
interval of which a neuron ﬁres is also changing. While the average is around
50Hz, burst up at 300Hz are possible.
Figure 2.1: Neural recording from a cat motor cortex using Utah Electrode
Array and CMOS ampliﬁer.
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Figure 2.2: The 100-electrode silicon-based Utah Electrode array measuring
4×4×1.5mm3
2.2 The next generation neuron interfaces
Several wired solutions for multi-channel recording and stimulation systems
have been created in the past. However, the wiring limits movement, in-
creases the risk of infections and severe complications in addition to increase
tissue regeneration changing the characteristics. In all, due to the sever
exposure of the system, supervision is required at all times in addition to
limited and often corrupted data because of external factors interfering with
the sensitive nodes. The key factor for the next generation neuron inter-
faces is therefore wireless telemetry for both power and signal transfer to
totally isolate the system. The required number of channels are unknown,
though in-vivo measurements have shown that tens to hundreds are required
to monitor simple body functions like moving a limb. For future research,
it is therefore important not to restrict the data acquiring, but to enable
an as broad spectre as possible leaving the requirement of a highly scalable
channel count. Later projects have encountered these challenges [7, 24, 41]
while in-vivo measurements still have yet to be conducted, most projects in
their early stages.
2.3 Limitations
The key challenges for the system implementation are power and area. Pre-
liminary studies have shown that approximately 10mW of power can safely
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be dissipated using a system measuring 6× 6× 2mm3 attached to the Utah
array [25]. The main issue arising with limited power is the available band-
width of the wireless link as the intended high channel count leads to raw data
generation far higher than possible transmission rates. There exist several
techniques for data reduction which exploit compression, signal redundancy
and/or level of abstraction [19] though the next generation systems will need
to provide high quality signals containing information about which neuron
ﬁred at a given time. The process to determine this information is complex
and requires high computational force previously performed by powerful ex-
ternal computers.
Concerning area, the whole front-end is restricted to within the boundaries of
the probing array. This will both ensure that multiple systems can be put in
close proximity to each other while also minimizing invasion and unwanted
side eﬀects of electrical signals and heat in other parts of the brain. For
the Utah array, 100 channels should be ﬁtted within the 16mm2 area. Other
things to consider are tissue regeneration at the probes causing probe charac-
teristics to change over time, leading to continuous calibration requirements.
2.4 This project
The strength of this project is the use of a digital spike sorting technique to
digitize the spike events. This will reduce the requirements on the wireless
link while providing high quality data and for the future support on-chip re-
sponse to the brain activity, stimulating the nerves back to prevent seizures or
similar if necessary. A simpliﬁed overview of the system is shown in ﬁgure 2.3
on the facing page. The capacitor Cx together with the inherent frequency
response of the low noise ampliﬁer (LNA) high-pass ﬁlters the input removing
the unwanted frequency range from DC to 300Hz. The LNA is of band-pass
type implementing together with the low-pass ﬁlter(LP) also a 5kHz cut-oﬀ
frequency before ampliﬁed by programmable gain ampliﬁer (PGA) adjusting
the signal level to the dynamic range (DR) of the ADC. The output of each
channel is input into a rolling buﬀer in the digital signal processor (DSP)
using template matching to ﬁnd spike events. The events are transmitted
over the wireless link coded with the channel number and a time-stamp.
The templates are created in a calibration period using a high resolution
high sampling frequency ADC which data are sent to an external computer
for processing. The generated templates are later uploaded to the system.
When the system is running in normal mode, the deviation of matches to the
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templates are determining if a new calibration if required. However, tissue
regeneration is only expected to require daily or weekly adjustments.
Analogue Front-End
LNA
refNode
PGALPF ADC
DSP RF
tissue
Digital RF
X
Channel #1
cx
Figure 2.3: System overview
2.5 ADC requirements
For this system to work, internal preliminary simulations have shown that
the analogue signals need to be digitized at 16kSamples/s using 8-bit reso-
lution for the DSP's algorithms to work with satisfactorily numbers of false-
negatives and false-positives. The power consumption is restricted to 2µW
though less should be striven as to enable more computational power and
options in other parts of the system. The area should be less than 0.1mm2
to accommodate 100 channels within the boundaries of the Utah array in-
cluding the reset of the front-end and the input DR should be 0.9 ± 0.5V ,
the speciﬁcations derived in compliance with the neural team. However, the
PGA's output can also be a current, removing the last output stage mak-
ing it a gm-source. The sample and hold will be done in voltage-mode after
ampliﬁcation. Table 2.1 on the next page summarizes the requirements.
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Table 2.1: ADC system requirements
PARAMETERS CONDITIONS MIN TYP MAX UNIT
Power Supply
Supply Voltage 1.75 1.8 1.85 V
Power 2 µW
Area
Analogue front-end per channel 0.175 mm2
ADC estimate per channel 0.1 mm2
Accuracy
Resolution 8 bit
INL ±0.5 LSB
DNL ±1 LSB
Oﬀset ±0.5 LSB
Timing
Sampling Frequency 16.384 kHz
Conversion Time 60 µs
Input/Output
Input Range Voltage Mode 0.4 1.4 V
Current Mode Optional† I
Output Parallel 8 bit
Other
Temperature†† 20 37 42 C◦
† The output of the gm-source will be designed after the ADC-requirements
†† Includes testing environment for convenience. The actual requirement is
37± 5◦C
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Chapter 3
Background
In this chapter, theory and background material needed to understand this
thesis will be explained. However, some basic theory will be assumed known
to the reader and of such refers to general books of analogue design and
ADCs [12, 26].
3.1 Topology
From previous work [22], the topology was chosen to be a current-mode SAR
ADC. The choice was based on ﬁgure 3.1 on the following page showing
a ﬁgure of merit (FOM) versus power plot for recent1 IEEE publications
[1, 2, 8, 9, 16, 17, 20, 27, 29, 32, 35, 36, 38, 42, 44] in addition to be supported
by several published papers [17, 40]. The FOM is given by equation 3.1 on
the next page, normalized by the term in the parenthesis for technology
interdependency. The presented ADCs have resolutions around 8-bits and
relatively low sampling frequencies as this is the performance of interest. The
ﬁgure indicates that current mode SAR ADCs at the moment have the best
performance for the given speciﬁcations. They are also small compared to
their voltage mode counter parts using large capacitors for accurate matching,
thus suitable for single channel implementation. For further argumentation
1As of October 2010
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Figure 3.1: Comparison of recent published ADCs in performance of interest
of selected topology it is referred to the term paper.
FOM =
Power
2ENOB · Fs ·
(
γ · Area
Technology2
)
(3.1)
The main components within a current mode SAR ADC shown in ﬁgure 3.2
on the facing page are a current comparator, a sample and hold module,
a current mode digital-to-analogue converter (DAC) and some logic. The
topology is based on the same fundamentals as its commonly known voltage-
mode counterpart (e.g. charge redistributed SAR ADC), though this only
needs MOSFET devices in its implementation. This introduces the potential
of: (1) reduce the area requirements, (2) reduce power consumption and (3)
achieve high speed operation. The digital output is acquired by comparing
the input current to a reference current in sequence, for each bit in the se-
lected resolution, adding up to N-cycles per conversion(i.e. a binary search).
The reference current is generated by a current mode DAC controlled by
the digital logic and is calculated according to equation 3.2. Here, Ibias con-
trols the input DR, which makes the power consumption of the DAC module
directly proportional to the signal level and thus favourable for low energy
signals. The current comparison feeds back to the logic which adjusts the
reference current.
IDAC = (bn · 2n + bn−1 · 2n−1 + ...+ b1 · 2 + b0) · Ibias (3.2)
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Figure 3.2: General SAR ADC system overview.
In the following, the diﬀerent parts needed in an implementation of a current
mode SAR ADC will be explained, starting with the current mirror as it is a
fundamental building block. A note concerning all the analogue circuit parts
is that the low overall power consumption results in a nano-ampere current
range, yielding weak inversion operation for most devices.
3.2 Current Mirror
The main performance limitations of a current mirror are frequency response,
absolute accuracy, noise, mismatch and DR which all are dependent on the
topology, transistor size and current level. All will be explained in the fol-
lowing.
3.2.1 Topologies
There exist many topologies for current mirrors though for low power ap-
plications, four are most common selected due to accuracy, simplicity, low-
voltage operation and widespread usage. These are (1) simple current mir-
ror (SCM), (2) Wilson current mirror (WCM), (3) Improved Wilson current
mirror (IWCM), (4) cascoded current mirror (CCM). Active current mirrors
make use of ampliﬁers to drive compensations, feedback loops and/or regula-
tors. This consumes extra power in respect to the data signal and is therefore
to be avoided in low power applications if possible, though they have much
better speciﬁcations otherwise. Other subsequent modes of the previously
mentioned mirrors are the use of potential shifted sources of the transistors
and extra biasing currents to set stable operation region. All techniques in-
herent diﬀerent characteristics, thus trends and brief overviews will be given
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for each in the next sections.
3.2.2 Noise
Noise can be a signiﬁcant error source for many applications, especially when
using low powered signals. However, for current mirrors considering small
gain and low frequencies, the added noise is negligible, applying to all men-
tioned topologies. However, for small lengths and narrow bandwidths at low
current levels one has to be careful as the ﬂicker noise could prove signiﬁ-
cant. Methods to minimize noise are: (1) reduce the gain; (2) augmenting
the output impedance; (3) decrease gm by: (a) decreasing W ; (b) decreasing
ID; (c) increasing L. Moreover, it may seem to be favourable using cascaded
gain stages to achieve gain requirements, though for higher values the best
way is still direct conversion [4].
3.2.3 Frequency response
Regarding frequency response, the behaviour of the topologies is very diﬀer-
ent. Mutual design strategies for maximizing the bandwidth are: (a) Increas-
ing the quiescent current; (b) decrease W and/or L (L being the dominant
parameter); (c) decrease the gain to move the dominant pole imposed by
Cgs of M2, though the two ﬁrst must be applied with care as decreasing the
output impedance aﬀects the accuracy. Also note that the current frequency
response is often not restricted by the current mirror or the output load,
but mainly due to the current to voltage(I-V) conversion performed by the
load itself. This is setting strict requirements to the load for a given current.
Concerning the topologies, both Wilson mirrors are performing much better
than the others and are in general not as aﬀected by larger gains because
of their negative feedback compensation [3]. The CCM is the slowest of the
presented topologies.
A technique of bandwidth enhancement is to add a resistor between the gates
of the mirroring transistors demonstrated with a SCM in ﬁgure 3.3 on the
facing page. This will eﬀectively change the ﬁrst-order low-pass ﬁlter function
of the SCM given in equation 3.3 on the next page to a second-order low-
pass mirror with one zero and two poles given by equation 3.4. By choosing
RC = 1/gm and Cgs1 = Cgs2, the zero is cancelled out by a pole yielding a ﬁrst
order system with twice bandwidth of the original circuit. However, on-chip
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poly-silicon resistors have rather large variations in addition to be aﬀected
by temperature and are therefore unsuitable for this purpose. Exchanging
it with the rds of a small transistor biased in a manner to compensate for
global process variations and temperature drift is therefore necessary[21].
iin iout
M1 M2
Rc
Figure 3.3: SCM with compensation resistor for bandwidth enhancement
ω0 =
gm
2Cgs
(3.3)
ω0 =
√
gm1
RCCgs1Cgs2
(3.4)
3.2.4 Mismatch
Mismatch is a substantial part of the limitations considering all precision
analogue design and is identiﬁed by the diﬀerential performance of two or
more devices. For current mirrors, this is deﬁned according to equation 3.5
and is aﬀected by a numerous of processes. Commonly, the deviation of the
output current of a current mirror is given by equation 3.6, moreover intro-
ducing the current ratio M : N results in the relative variance of the current
ratio R given in equation 3.7. The error associated with edge variations is
given in equation 3.8. The derivation of this is given in [12, p.75]. The later
equation is stating that if the ratio is due to dimension sizes in the tran-
sistors, an additional oﬀset is introduced and the use of equal sized parallel
devices is recommended. Furthermore, the variance is widely determined by
the smallest device making it important to keep ratios low so to make the
minimum sized device as large as possible. It is also evident that increasing
the area, preferable the length to also increase V ∗(= Vgs − VT ) is the only
way of reducing the mismatch for a given current. The foundry provides the
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parameters for these equations, though including extra parameters for devi-
ation in eﬀective channel length and width to accommodate for mismatch
to the measured performance. The mismatch scales with the inverse of the
current level and is known to grow exponentially in sub-threshold region.
δI =
Iin − Iout
Iin
(3.5)
σ2(I)
I2
=
1
WL
·
(
A2β +
4AVT
2
VGS − VT
)
(3.6)
σ2(R)
R2
=
1
WL
·
(
A2β +
4AVT
2
VGS − VT
)
· 1
2
∣∣∣∣ 1M + 1N
∣∣∣∣ (3.7)
εsys ≈ δW
∣∣∣∣ 1W2 − 1W1
∣∣∣∣+ δL ∣∣∣∣ 1L1 − 1L2
∣∣∣∣ (3.8)
If cascoding the output of several current mirrors, the total standard devia-
tion follows equation 3.9 though the covariance is hard to predict because the
common gate voltage is aﬀected by the mismatch of the input mirror. Other
eﬀects like channel length modulation will also aﬀect the correlation, but to
a smaller extent. To provide an approximation, equation 3.10 is given and
holds via the Cauchy-Schwarz inequality [33, p.291]. It describes the maxi-
mum covariance for a ﬁnite set of variances and should be used to calculate
the maximum mismatch. However, simulations will probably give better
results as the system has only one of the transistors in common.
σTot =
√
var(X) + var(Y ) + 2cov(X, Y ) (3.9)
|Cov(X, Y )| ≤
√
V ar(X) · V ar(Y ) (3.10)
Though the foundry's models have a good correlation with the real transis-
tors, some deviation exists. The devices reported tested are ofW/L ≥ 1 with
the deviation between model and measurements increasing with a decreasing
ratio. Extensive fundamental experiments reported in [18] yield VT mismatch
not following a simplistic 1/
√
area function, especially for wide/short and
narrow/long devices and comments on foundries attempts to accommodate
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the otherwise anomalous scaling behaviour by using the eﬀective length and
width. Moreover, they claim that in higher Spice modelling, this is circum-
vented by creating local subsets ﬁtting the model to the data whilst creating
discontinuities in the model. This makes the accuracy of hand calculations
regarding mismatch in many cases often inadequate and could lead to over
design. Calculations should therefore only be used for rough estimations.
In the choice of PMOS versus NMOS for best matching properties there are in
general no trends across technologies regarding voltage biased devices. How-
ever, using current bias, i.e. a diode connected transistor, the lower electron
mobility of the PMOS results in a higher V ∗ eﬀectively reducing the mis-
match in accordance with equation 3.6/3.7. Another technique of enhancing
mismatch similar to V ∗ incrementation, exploits changing the substrate volt-
age, introducing a bipolar action potential in the substrate-to-source junction
for the forward biased transistor. This is well documented and works espe-
cially well in weak inversion and for small devices. However, increasing the
VBS voltage too much results in unpredictable eﬀects and should be avoided
[11]. The VBS aﬀects the eﬀective threshold voltage according to equation
3.11, thus also V ∗.
VT = VT0 + γ(
√
2φp + VSB −
√
2φp) (3.11)
Regarding layout, symmetry is of the essence concerning mismatch and the
use of dummy devices is common to avoid under or over etching in the fab-
rication process. Common centroid layout or at least parallel or stripe pair
patterns are to be used together with current ﬂow in the same direction for
matched devices. Further, large spacing and no routing over active area of
all analogue components should be employed. For an extensive overview of
layout guidelines and rules, it is refereed to [5, 39] in addition to the foundry's
own manual (conﬁdential).
3.2.5 Absolute Accuracy and dynamic range
For the mean output current, the relative error is given by equation 3.12.
Disregarding mismatch, asymmetrical properties are the sources of the de-
viation, either caused by an inherent asymmetry in the topology as for the
WCM, or through channel length modulation caused by a non-zero diﬀeren-
tial input-output voltage which is a valid assumption in most cases. Equation
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Current mirror DC matching error ε OVC
SCM λ(Vout − 12Vin) λ
WCM − λVin
2(1+λVin)
+ λ2
√
Iin
2K
(Vout − Vin) λ2
√
Iin
2K
IWCM λ2
√
Iin
2K
(Vout − Vin) λ2
√
Iin
2K
CCM λ2
√
Iin
2K
(Vout − Vin) λ2
√
Iin
2K
Table 3.1: Output resistance of the four most common current mirrors
3.13 provides a quality factor for this, ﬁrst deﬁned in [43].
ε =
Iout
Iin
− 1 = α− 1 (3.12)
OV C =
∆Iout/Iin
∆Vout
(3.13)
The channel length modulation eﬀect, in resemblance to the early eﬀect of
the bi-polar transistor, is caused by diﬀerent bias conditions changing the
position of the depletion edges. For the MOSFET, diﬀerent Vds voltages
causes a change in the eﬀective channel length, thus also rds leading to chang-
ing output characteristics of the current mirror. Table 3.1 summarizes the
characteristics of each of the common mirrors derived from their respective
output resistances [43] where K = µCox
W
L
being the mobility, gate oxide
capacitance per unit area, transistors width and length respectively. λ is
the channel length modulation factor and Vin = 2
√
2Iin
K
+ VT . However, the
equations are only valid for the saturation region. The literature provides
little if no information about weak inversion.
From the equations it is evident that the WCM withholds an extra term
independent of Vout compared to the other cascoded mirrors which causes
an imbalance in the input-output voltage, increasing the error. From the
topology of the WCM, it is evident that the output resistance is diﬀerent
from the input resistance, and thus a non-unity transfer function is expected
for a 1-to-1 mirror. Both the SCM, CCM and IWCM withhold symmetric
properties and thus provides iin = iout given no mismatch and Vin = Vout.
However, for most systems, the output voltage will deviate from the input
voltage and therefore skew this balance. The channel length modulation is
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dependent on region of operation, but cascoding devices are an eﬃcient way
of minimizing the eﬀect regardless of this.
The DC-output value of a current mirror can be precisely designed for a
given current level. However, if a wide range of input values are required,
the mirror may change region of operation, giving non-linear behaviour.
3.3 Converter Performance Characteristics
To be able to compare and determine the performance of a data converter,
it is referred to the commonly used terms described in [26], chapter 11.5. In
short, the oﬀset, gain error, absolute accuracy, integral nonlinearity (INL),
diﬀerential nonlinearity (DNL), monotonicity/missing codes, sampling rate
and DR are deﬁned and explained there. This is needed both for the charac-
terization of the whole system, but also for some of the sub-modules. How-
ever, INL and DNL need some further elaboration as they can be deﬁned in
several diﬀerent ways. In a current mode approach, gain error and oﬀset are
easily cancelled and a linear best-least-square approximation curve is there-
fore to be used. INL and DNL are then deﬁned as the maximum diﬀerence
from the ﬁtted line.
3.4 Current Comparator
The basic principle of the current mode SAR ADC is to compare two currents
to determine which is the largest. To do this, a current comparator is needed
and is easily achieved by joining the currents of opposite signs and measure
the output in accordance with Kirchhoﬀ's current law (KCL) yielding ic =
iref − iin given ﬁgure 3.4 on the following page. As the ﬁgure indicates, there
are two approaches to measure the residual current iC .
In the capacitive method, if the iC current is positive, it will charge the
capacitor. If it is negative, it will discharge it. The capacitor is normally not
explicitly deﬁned in the design, but makes use of the parasitics associated
with the summing node as increasing the capacitor value will linearly slow
down the circuit in accordance with equation 3.14 on page 19. To give a
numerical example; assuming 0.2V is needed to determine the logic output,
the parasitic capacitance is 15fF and the residual current is 0.1nA, the circuit
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Figure 3.4: Principle of current comparison
will use 100µs to reach the threshold corresponding to a speed of 10kHz. It
is therefore evident that for small currents, care must be taken to reduce the
parasitics. Because the technique exploits the time domain as a parameter to
determine the output, for an inﬁnite amount of time the theoretical resolution
would be inﬁnite. As these parameters are inverse proportional to each other,
speed can be sacriﬁced for accuracy and is the method of choice when high
resolution is required. Feedback loops could be applied to increase transition
time.
The resistive topology exploits the instant voltage drop/gain over the resistor
as a result of the residual current ﬂowing through it. For an ideal circuit,
the speed would be inﬁnite, though for real implementations parasitics will
introduce limitations. However, the resistive method is widely used when
high speed is required. On the other side, because the voltage supply is
limited and the unit measuring the voltage over the resistor has a ﬁnite
resolution, the current values through the resistor are limited and thus give
rise to a ﬁnite resolution. A combination of the two techniques is also possible
[10, 14] and will be explained later.
It is also common to distinguish between synchronous and asynchronous
design. However, synchronous methods are not applicable for this ADC
as there are no accurate clock sources available on-chip, thus auto-zeroing
techniques for oﬀset attenuation or propagation delay reduction though the
use of clock-controlled circuitry are not possible.
3.4.1 Implementations
The easiest capacitive implementation is using an inverter which input is con-
nected to the summing node employed by previously published works[2, 17].
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However, if the residual current is small compared to the capacitor, the time
where the input of the inverter is between the rails becomes signiﬁcant. In
this period, the current draw of the inverter is huge resulting in an energy
ineﬃcient system. Also, because the system is non-ideal, the input cur-
rent sources will be aﬀected by the summing voltage through the channel
length modulation eﬀect and will result in a ﬁnite voltage non-equal to the
rail voltages. Especially if the two currents are near equal to each other,
the voltage will not deviate much from common-mode, resulting in a huge
power loss, also after settling. A solution to this may be to use a current
starved inverter chain to control the current draw. Other methods involve
using operational transconductance ampliﬁers (OTAs) or Operational ampli-
ﬁers (OPAMPs) though requiring relative large bias currents for slew-rate
requirements following the same simplistic equation in 3.14. Some existing
ampliﬁer topologies using feedback to control the output biasing, encounter
this by reducing the bias when not shifting output value resulting in high
slew-rate and low power operation [30, 34]. However, these techniques are
often complicated and more suitable in higher power applications.
iC = C
dV
dt
⇒ ∆t = C∆V
iC
(3.14)
The resistive (low impedance) method is usually employed using an ampliﬁer
connected in a resistive feedback conﬁguration allowing the residual current
to ﬂow to the ampliﬁer's output node, using the ampliﬁer to source or sink
the current for equilibrium [28].
The third option is to combine the two methods and has been successfully
employed yielding high accuracy at high speeds relative to the power level
[10, 14]. Figure 3.5 on the following page demonstrates this functionality.
The circuit has two operating modes being either positive or negative iC
where the M1 path is used for the negative currents and M2 for the pos-
itive. M1 and M2 must be biased in a manner to make the rds of the
respective transistor equal to high impedance relative to the input current
near common-mode output voltage levels. Considering a positive iC charging
the parasitic capacitor between the input and the output, the input voltage
VC will start deviating from the common-mode voltage E and the invert-
ing ampliﬁer will switch transistor M2 on as VgsM2 increases with decreasing
output voltage. Turning M2 on draws current to the input node equalizing
the voltage to common-mode. Ideally this will keep the input voltage at
common-mode and the ampliﬁer's output will vary dependent on how much
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Figure 3.5: Multilevel input impedance current comparator
current needed to be sourced or sink from the input node. The output volt-
age will also need to further be ampliﬁed to make a logical value. However,
this is not a problem as the sensitivity of this node can be adjusted with the
preceding ampliﬁer Amp1. It is similar for the negative currents. There exist
other similar topologies, but as the parasitic capacitance Cp1 is important to
keep as small as possible, source follower structures in the resistive path are
to be avoided. This is because the capacitance Cgs of a transistor tends to be
large and in this conﬁguration eﬀectively forms a capacitive coupling from
input to output, much alike the Miller eﬀect in ampliﬁer structures slowing
down the circuit.
The settling time is given by equation 3.15 where GB is the gain-bandwidth
product of the ampliﬁer and J is the input current overdrive step, assum-
ing [−J, J ] step response [14]. It is evident that to increase settling time,
a high gain-bandwidth product and/or a large input current change is re-
quired. Furthermore, the biasing of transistor M1 and M2 should just meet
the requirements, though a margin must be assumed allowing for process
deviations. Biasing conditions is given by the equations in 3.16 on the facing
page.
TD =
√
2Cin
GB
Vp − Vn + Vtn + |Vtp|
J
(3.15)
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Vin = Vo = E
Vn ≤ CM + Vtn (3.16)
Vp ≥ CM − |Vtp|
3.5 Current Mode DAC
Another major part of the system is the current reference circuit. This is
commonly implemented as a binary weighted current splitting array using
switches to steer the current [2, 17]. Figure 3.6 on the next page is showing a
typical implementation. The scaling of the transistors to create the diﬀerent
current paths, is with the use of multiple equal sized transistors supported by
the theory in section 3.2 on page 11. This is to create accurate current levels
with the lowest amount of mismatch. Because the reference current is split
into several current paths, the use of feedback current mirrors such as WCM
and IWCM is not possible. A downside with this current mode DAC is that
the current not used for the output reference is just dumped into the power
supply. Turning the mirrors dynamically on and oﬀ are normally not possi-
ble for 8bit resolution DACs given sub-threshold operation as there will be
settling issues limited by the frequency response of the mirrors. The required
transistor dimensions for a low production yield are by great too large for a
reasonable frequency response. The technique is however demonstrated with
great success in [16] also oﬀering multiple gain stages for increased minimum
sized current mirrors, though the paper says nothing about mismatch.
Other topologies are R-2R based converters, dynamically matched current
source DACs and hybrids together with diﬀerent coding schemes [26, p.471-
484]. Though the dynamically matched current source DAC features no
inherent mismatch because it uses the same transistor for both input and
output current, leakage over time will aﬀect the accuracy of the output cur-
rent and will therefore require regular calibration. Though the literature
suggests several techniques of improvements [12, p.381], calibration through
switched circuitry is still needed and thus not suitable for this project rea-
soned the asynchronous chip. Coding schemes like thermometer-code are
known to reduce glitches when switching between the diﬀerent output val-
ues in addition to support inherent monotonicity and good DNL errors[26,
p.477]. Normally, care must be taken for proper timing of the control signals
to avoid glitches causing either temporary low impedance between power
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Figure 3.6: Common implementation of a current mode DAC
rails or high impedance nodes which slows down the circuit. This method
requires extra logic for the binary-to-thermometer code conversion though.
Using only one control signal per channel is another technique to minimize
this problem [26, p.478].
There exist several diﬀerent R-2R converters. They commonly use a larger
reference current and divide it into several smaller current paths to generate
the binary scaled current output array. A current division technique is de-
scribed in [6, 15] and repeated in ﬁgure 3.7 on the next page for convenience.
This is claimed to be independent of process variations and reference current
level, though still subject to output voltage dependency and mismatch. The
circuit achieves 103dB DR and -80dB THD at 10kHz using Imax = 100µA
which corresponds to about 12bit operation. However, the circuit requires
relative high supply voltage because of its many stacked transistors. It works
as follows. Current iin gets split in two equal portions because the resistance
seen from the input node is equal in the two splitting branches given that
Va = Vb. The current through M3 sees an equal resistance in M4 + M5
and M6 + M7 and gets further divided in two. This can go on, but termi-
nated here in this example for simplicity. It is important that all current
branches are active to balance the circuit. In [31] a slightly diﬀerent scheme
is implemented, re-printed for convenience in ﬁgure 3.8 on the facing page.
It is reported to be able to generate currents down to pico-range with small
mismatch, though the accuracy suﬀers due to the SCM-structure.
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3.5.1 Performance Limitations
The DR of the current mode DAC, regardless of chosen topology is easy to
calibrate as it is proportional to the given reference current cf. equation 3.2.
Also oﬀset is easily removed as subtraction and addition in current mode is a
matter of connecting nodes together. However, the relative accuracy between
the current branches determines the obtainable resolution where absolute ac-
curacy, mismatch and DR of the current mirrors are the determining factors.
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Chapter 4
Design and Methods
This chapter will describe the design process and in detail give an account
for the implementation decisions. The design takes basis in [16], holding the
lowest reported power and area1.
4.1 Estimations
A power, area and error budget was set up regarding the three main modules;
the current comparator, the current mode DAC and the logic. In addition,
overhead was taken into account for the S/H-circuit not included in the
design. Half the power and area and one third of the error budget were
reserved this part, though the design of this was left to other members of the
team. The estimations take basis in [16] and an overview can be found in
the result section, table 7.1 on page 50 for comparison with the ﬁnal result.
Given this budget, the maximum reference current, i.e. the least signiﬁcant
bit(LSB), was estimated to be 1nA.
The design process followed a bottom-up approach, putting the system to-
gether as the individual parts got ﬁnished.
1As of October 2010
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4.2 Current Mirror
An extensive characterization of all mention mirrors was performed at the
beginning of the project to better know the limitations. Already conducted
experiments reported in the term project[22] served as the foundation, though
a more complete and thorough approach was conducted for this paper. Width
and length for the current interval [0.1nA, 1nA] were tested for the topolo-
gies in section 3.2.1 concerning mismatch, frequency response, DR, noise,
leakage and absolute accuracy. An overview of the main results is given in
appendix at page 89 with accompanying scripts from page 75. In general, the
results showed a consistency with the theoretical principle, though the the-
ory was unable to predict the absolute values within acceptable margin. This
is, as section 3.2 suggests, because the common diode-equation for describ-
ing sub-threshold operation is too simplistic and requires more sophisticated
modelling. The technique of bandwidth enhancement prove well functioning
and should be used for the input current mirror as this is the only mirror the
technique is applicable for.
4.3 Current Mode DAC
The results from the current mirror simulations suggests that the dynamical
approach of adjusting the power consumption of the DAC with the input
signal level described in section 3.5, is far from realistic. Even using the
WCM and neglecting the accuracy and DR, the settling speed of ∼ 10kHz
for 1nA bias is not enough to accommodate the sampling frequency require-
ment of 16kHz, especially considering that three such mirrors are cascaded
in this implementation. The numbers are obtained when the transistors are
sized to give an acceptable mismatch, though they can be much improved
by downsizing. If one disregard production yield, only focusing on the typ-
ical performance, this solution is possible and enabled through the use of
post-fabrication trimming of the critical transistors. However, this is time
consuming and expensive and therefore not suitable from an industrial point
of view.
Deciding to use the common current mode DAC implementation described
in 3.5, the frequency response requirement of the current mirrors disappears
and arbitrary large transistors could be used to accommodate the other spec-
iﬁcations as long as within the given area. It is decided to use PMOS current
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Figure 4.1: SCM Mismatch - 3D model
mirrors as they employ a signiﬁcant reduction in standard deviation com-
pared to the NMOS mirror. Looking into the mismatch for weak-inversion
operation of the current mirrors though, it is evident that it would require
impractical large transistors to give 8-bit resolution. The results presented
in ﬁgure 4.1 and 4.2 on the following page are captured using a 1nA input
current with a 1 : 128-ratio current mirror using unit sized devices. The size
is given by the x,y- coordinates and the standard deviation is normalized to
the input current. The ﬁgures show an inverse logarithmic dependency of
the standard deviation to the area.
Calculating the required mismatch for each current path in the 8-bit binary
scaled DAC, makes it evident that the requirements can not be met without
calibration. The derivation is given in appendix at page 73. From this, it is
evident that the MSB requires a standard deviation less than ∼ 1
12
nA. Figure
4.2 shows that a unit area much larger than 25.6 × 25.6µm2 is required to
accommodate this. In fact, the area required will exceed the budget by far
and therefore a calibration scheme is introduced. This will be dealt with in
a later section.
Assuming that the mismatch will be calibrated within requirements, DR and
27
0.40.81.63.26.412.825.60.40.81.6
10
−1
10
0
10
1
Width [µm]Length [µm]
σ
S
D
[L
S
B
]
Figure 4.2: SCM Mismatch - Side projection in log-scale
accuracy are the next concern. An overview of the response from the diﬀerent
mirrors is attached in appendix at page 89 including frequency response,
noise analysis and leakage. From this, it is shown that the CCM or IWCM
is needed for the output current mirror, concerning the linearity over the
DR. They also perform well in terms of accuracy which is convenient for
easy transistor dimensioning. The simulations shows further that leakage
is of no concern for neither of the mirrors, while the Wilson-type mirrors
show signiﬁcant increased noise levels. In frequency response, the Wilson-
type mirrors perform best, though all mirrors for reasonable sizes are within
speciﬁcation. The CCM is therefore selected for all the full-range current
mirrors needed. The inherent source degradation of the lower mirror in the
CCM architecture also improves the mismatch, though to a small extent.
The DR and accuracy are not important for the individual current paths in
the DAC as these currents will be DC and can be adjusted individually with
diﬀerent sizing. A SCM is therefore possible saving area compared to the
others. However, this will require diﬀerent sizing of all individual transistors
and lead to larger mismatch because of asymmetry in the layout. Other
concerns with this are the lack of robustness, in terms of being dependent on
an accurate input bias for the right scaling ratio in addition to temperature
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dependency. It was therefore chosen to use CCM for the DAC module as
well, sacriﬁcing area for increased robustness and a more consistent layout.
4.4 Current Comparator
Given the selected bias at 1nA, the input range of the current comparator
is from −128nA to 128nA. With an error budget of 1
3
of the overall budget,
the comparator will need to settle to 1
6
nA accounting for the requirement of
INL less than ±0.5LSB. For the settling time, 50%, i.e. ∼ 4µs was ﬁrst
assigned. All topologies mentioned in section 3.4 were tested. The simple
inverter proved well functioning, but showed a very high average power con-
sumption. Changing the inverter to a current starved inverter chain was
brieﬂy tested and reduced the power within budget though increased the
signal path delay so that the total comparator delay became too large. The
OPAMP method proved too slow because the transistor dimensions of the
input stage needed to be large because of mismatch considerations, intro-
ducing a large gate capacitance coupled directly onto the comparing node.
The multi-level input impedance comparator was tested using a voltage lim-
ited inverter as the ampliﬁer introducing a ∼ 2fF capacitance at the input.
Estimates of the gain-bandwidth product needed by the ampliﬁer were cal-
culated from equation 3.15 on page 20 yielding around ∼ 1MHzV/V using
Vp = Vn, Vtn = |Vtp| = 0.35 and were used to design the ﬁnal ampliﬁer. The
multi-level input impedance comparator proved well functioning and selected
for the ﬁnal implementation.
4.5 Calibration
To make calibration currents, the need of creating binary scaled reference
currents smaller than the supplied bias arose. For this, the second current
division technique described in section 3.5 was used. The same argumen-
tation for choosing CCM is used for this module as for the DAC. However,
for this purpose it is further extended because the number of current copies
made from the reference currents will vary dependent on the individual need
of calibration for each chip after production. This will aﬀect the reference
current because of the sensitivity of pico-range current levels.
With reference currents for each binary division step down to 31.25pA, cur-
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rent mode DACs were made for each bit in the main DAC, adjusted to
accommodate the individual channel's calibration needs.
4.6 Logic
The digital part of [16] which served as the basis for the initial project, is
when realized very power hungry and seemingly a poor design. In detail, it
is the pulse generating feedback loop consisting of an inverter chain that uses
the largest amount of power. Three solutions were derived to improve this:
(1) Using an diﬀerential two stage ampliﬁer with large gain in a feedback
conﬁguration, (2) a power restricted inverter chain increasing the currents in
later stages for sharpening of a digital signal while ensuring limited current
draw, (3) a novel threshold detecting ampliﬁer (TDA) using the inherent
signal properties to drive a positive feedback path. All three methods signif-
icantly improved the power consumption, though the last option proved to
be the best.
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Chapter 5
Implementation
This chapter will in detail describe the ﬁnal implementation of the ADC and
is divided into four sections; Control Logic (SARalg), Current Comparator
(iComp), Current Mode DAC (iDAC) and Calibration Module (iCalib) re-
spectively. An overview of how all the modules are interconnected is shown in
ﬁgure 5.1 on the following page. The ADC has some extra features including
a sleep-mode (SLEEP) and a test-mode (MODE). The sleep-mode is used
to turn oﬀ all bias currents leaving only leakage as the power consumption.
This is a feature required by the neuron implementation to turn of defect
channels. In test-mode, the current comparator is turned oﬀ and the DAC
current is copied to the input pin making it a sourcing output pin. This en-
ables the DAC module to be tested separate, thus allowing easier calibration
and debugging if necessary. A pin overview is provided in appendix at page
87. A design overview is provided with ﬁgure 5.1 on the next page.
5.1 Control Logic
The digital logic (SARalg) used to realize the SAR algorithm is shown in
ﬁgure 5.2 on page 33. The impulse generator (ImpGen) together with the
phase generator (PhaseGen) establish the connection between the compara-
tor output and the appropriate storage register for each cycle. The NORX2
gates provide the control to the current mode DAC using a combination of
the non-overlapping phases and the stored values. This design is similar to
[16]. However, several enhancements concerning power consumption and re-
liability have been applied. First, the input from the comparator module
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Figure 5.1: System level design for the current mode SAR ADC.
is for this application purely digital making the original storage capacitors
redundant and are exchanged with digital ﬂip-ﬂops. This because in addition
to voltage drop over time causing the consecutive stage to draw unnecessary
power, the capacitors for this technology would be minimum 30fF causing
heavy load for the comparator module. Instead the ﬂip ﬂops provided by the
founder exhibiting 2fF input capacitance were used, adding up to 16fF load
or the equivalent 8x driving strength for the preceding stage. It is also added
output registers holding the acquired data until the next set of data is ready,
avoiding accurate timing considerations and increasing the ﬂexibility of the
system. The Lx latches used in the phase generator module are also altered
reducing power consumption by using positive feedback to drive logical signal
fast to rail. The non-ideal logical voltages are caused by the on-resistance
of switches TX1 in combination with parasitics leading to long turn-on time.
The 2:1 MUXxs are used to explicitly control the iDAC in test mode.
The impulse generator (ImpGen) as a part of the logic is shown in ﬁgure 5.3
on page 34. Current mirror M1,M2 is turned on by the latched enable sig-
nal causing capacitor C2 to slowly charge in accordance to equation 3.14 on
page 19. Transistors M3−M5 are used to turn the module on and oﬀ. The
TDA is used to trigger a reset function whenever the threshold voltage is
reached, starting the integrating process over again using an internal reset
loop (I2− I5 +OR). The output is driven by a 12x strength inverter to ac-
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Figure 5.2: Digital circuit used to realize the SAR algorithm and output
registers.
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Figure 5.3: Impulse Generator
company the ∼20fF load. This module also supplies the system with control
signal msbStart telling if the ADC is in a conversion or not.
The TDA is shown in ﬁgure 5.4 on the next page. To ensure a fast transition
of the ampliﬁer (inverter M1 −M2) output, positive feedback (with a gain
of two) is applied. When the inverter (M1-M2) starts changing value, the
current through it increases causing a voltage drop over M3, thus turning
on M5 [13]. This speeds up the switching process and therefore ensures low
power operation by reducing the transition time.
5.2 Current Comparator
The current comparator (iComp) is shown in ﬁgure 5.5 on page 36. It con-
sists of three stages; the current comparator, an ampliﬁer and a buﬀer. The
input node v1 is very sensitive to capacitance and was therefore designed
to minimize parasitics. The transistor gate area of the input ampliﬁer was
therefore minimized using a small sized inverter as the ampliﬁer and avoiding
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common gate structures for the feedback. Transistors M3−M4 are used to
restrict current consumption in the negative input ampliﬁer M1 −M2 by
reducing the provided supply rail. The resistive feedback transistors are bi-
ased in accordance with section 3.4. As the current ic becomes more positive,
transistor M6 is turned further on by the increasing gate to source voltage
applying for transistor M5 for the opposite case. Because of the limited sup-
ply rail, voltage v2 will only exhibit limited voltage swing and will therefore
have to be ampliﬁed to create logical signals. This is done by a normal two
stage OTA with the negative input sat to common mode provided by another
module on the chip. The speciﬁcations of this module were rather relaxed.
However, because of small biasing currents to use the smallest amount of
power, the slew-rate or driving strength of the output would be too limited
for driving the heavy load in the logic module. Using a buﬀer consisting of
a current starved inverter chain of ﬁve plus a normal V DD driven inverter
ﬁxes this. The reason for putting this after the OTA is that the input signal
of a current starved inverter needs to be at rail for most of the time, if the
technique is to use small amount of power. The bias scaling in the inverter
chain is 1-to-2 in every stage, staring with twice the OTA bias current. The
biasing of transistor M5−M6 is implemented using transistorsM17−M18.
Transistors M15 −M16 together with M19 − 20 are only added to current
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Figure 5.5: Current Comparator
restrict the diode connection. The current is designed to be less than one
nano using as small sized devices as possible as the accuracy of the current
is of little concern.
5.3 Current-Mode DAC
The current-mode DAC is shown in ﬁgure 5.6 on the next page. Transistors
M2−M13 in the ﬁgure make up the current branches, biased by the diode
connected transistors M0−M1. The current steering is implemented using
transistors M8−M13 as switches to guide the current. Transistors M14−
M17 are used to create a constant bias current for the input current mirror
and transistors M18 −M20 together with inverter I1 are used to turn oﬀ
the module if the ADC for some reason has to be disabled. Transistors
M21−M22 are used to increase the voltage of the current dumping node to
approximate the current output voltage. This ensures minimum change in
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Figure 5.6: Current Comparator
current level through the branches while shifting between the outputs. For
testing purposes, the current through transistors M21−M22 is copied using
them as the input of a cascoded current mirror. Using additional switches,
this current is guided to the input current pin of the ADC, disconnecting
the input mirror, and makes the input to an output if test-mode is enabled.
This is done to be able to characterise the DAC and make an automated
calibration circuit in addition to support better debugging.
5.4 Calibration Module
The calibration circuitry consists of several modules. To be able to generate
calibration currents, bias voltages for currents in pico-ampere range have to
be generated. This is generated with the iBias module shown in ﬁgure 5.7 on
the following page. All devices are of same size except transistorM10−M12
which has diﬀerent length to accommodate for operating in weak inversion.
All diode connected devices provides a voltage reference to use in the current
mode calibration DAC modules.
For the MSB, a 6 bit calibration current with the ability to switch direction
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Figure 5.7: Bias Generator
was chosen. This is over-design, but because the only resource adding from
5 bit and up to 6 bit is using more area (equivalent to about one thousand of
the total design), this was done to ensure a large margin and for DAC testing
purposes as it can give a better indication of how well matching can be done
for future design in this technology. For bits 2 to 6, the calibration circuit
in ﬁgure 5.9 on the next page were used, applying diﬀerent bias voltages for
the diﬀerent bits.
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5.5 Calibration register
To be able to use the calibration circuits, some kind of storage mechanism
has to be added. The original idea was to burn fuses oﬀering a one-time
calibration using no extra power and small area. However, because this
technology is very new, neither fuse blocks or EEPROMmodules are available
from the founder yet. Though fuse blocks will be the ﬁnal goal, a multi-time
programmable memory would be handy for testing purposes, and thus the
creation of the register shown in ﬁgure 5.10 on the following page. To save
pins, the register is implemented as a serial shift register using D-ﬂip-ﬂops.
The inverters are added to the clock path to ensure right timing. The register
oﬀers a solution to only update the Ctrl3 register. This function is used to
be able to set the DAC value explicitly when in test-mode while keeping the
calibration data. Table 5.1 on the next page provides an overview of the
usage of the registers.
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Table 5.1: Register overview
Register 7 6 5 4 3 2 1 0
ctrl3 DAC
ctrl2 ONOFF SIGN OFFSET
ctrl1 ONOFF SIGN FREQ
icalib7 ONOFF SIGN VALUE
icalib[6:2] NEG POS
DAC When in test mode, the DAC register speciﬁes the output level of
the current mode DAC.
ONOFF Turns on or oﬀ the speciﬁc module.
SIGN Speciﬁes if the module should source or sink the current.
OFFSET Set the value of the oﬀset.
FREQ Set the speed of the conversion.
VALUE Set the calibration current.
NEG Set the level of current sinking.
POS Set the level of current sourcing.
5.6 Input current mirror
The implementation of the input current mirror is given in ﬁgure 5.11 on the
facing page. Bandwidth enhancement through the use of a pole-compensating
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resistor described in section 3.2.3 on page 12 is used to allow long channel
length to reduce mismatch still allowing for a 10kHz bandwidth. The reason
for choosing a frequency response of twice the requirement is to allow for
broader testing in the prototype. The sampling frequency and current level
for LSB are adjustable, and it could prove useful to be able to test obtained
resolutions as functions of input frequency, sampling frequency and bias.
To ensure that the mirror obtain the selected bandwidth, current biasing of
8nA is applied to the input node and subtracted by adding a constant current
source in the iDAC module. (The same path as used for oﬀset cancellation.)
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Figure 5.11: Current input/output stage
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Chapter 6
Layout
The layout was done in accordance with section 3.2.4 following the guidelines
for the selected technology. Figure 6.1 on the following page shows the ﬁnal
result with the accompanying table 6.1 which summarizes the indicated sub-
modules marked with colour coded boxes. The whole design was put within
a pad ring measuring 0.4µm · 0.4µ for isolation from the rest of the modules
on the test chip, though the ﬁnal design only occupies 378µm · 207µm ≈
0.078mm2. Dummy devices were used at the edges of every current mirror
for matching enhancement. Unfortunately there was no time for post layout
simulations.
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Figure 6.1: Final Layout
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Table 6.1: Layout explanation
Module Colour Note/Description
iDAC Green Laid out using an adjusted common centroid
method. Reference bias in the middle, each bit
equally spread on both sides with the exception of
MSB which is the entire lower row.
iComp Orange Path from CM-DAC to input made as short as
possible. Wide spread transistors for small inter-
connected interference.
Logic Blue Dark blue area marks the Impulse Generator
Calib Red Includes calibration of CM-DAC, sampling fre-
quency bias and oﬀset
Register Brown Serial shift register including logic for test-mode
operation
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Chapter 7
Results
This chapter will present the obtained results documenting the functionality
and robustness of the design. The ﬁrst section will only present the top level
to provide proof of the overall performance while the next sections will in
detail account for each major sub-module.
7.1 ADC Core
As every module in the design are implemented as analogue structures, the
whole design including calibration and registers is only simulated to verify the
connectivity. For the testing of the performance of the ADC, the calibration
circuitry was replaced with ideal current sources to save simulation time.
This has no impact to the results of the performance as a linear best-least
square approximation for the characterisation was used. The ideal calibration
served therefore only to ensure that all digital codes were captured with a
minimum input current range.
The functionality of the ADC was tested in normal operation mode using
a 1nA input bias and a 1.5nA sampling frequency bias corresponding to a
FS = 17.5kHz leaving a margin for the 16kHz enable-signal as the test-
bench not implemented a handshake functionality with the ADC. Oﬀset and
gain error were calibrated to ∼zero before the simulation using the provided
calibration nodes. An input current stepped with a 0.25LSB resolution in
the interval [0nA − 256nA] was then applied giving a total of ∼ 63ms sim-
ulation time. Ideally a smaller step time to increase the resolution of the
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measurement should have been used, but was limited to 1
4
LSB because of
large simulation time. (The selected simulation has a duration of ∼ 5 days
on the fastest server available.) An Ocean script was developed for auto-
mated output generation to minimize memory usage while simulating and
for fast and reliable conversion to an output ﬁle. The script is attached at
page 76. The result of the simulation is shown in the next three ﬁgures where
the attached Matlab script at page 84 is used for the calculation of INL and
DNL. Table 7.1 on page 50 summarizes the power consumption including a
comparison with the estimated values.
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Figure 7.1: Input/output characteristics of the ADC
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Figure 7.3: DNL of the ADC
7.2 Register
The register was simulated using an Ocean script provided in appendix at
page 78. This automatically checks all register values for each clock-cycle
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Table 7.1: Power Consumption
Module Power[nA] Estimated Power[nA] Deviation
iDAC 263.93 256 +3.1%
iComp 161.79 200 -19.1%
Logic 105.76 100 +5.8%
Total 531.49 556 -4.4%
also accounting for the test-mode functionality. Operation through process
corners and temperature was not performed because of the inherent robust-
ness of the digital circuitry. However, power consumption was tested for the
corners given i table 7.2 and is summarized in table 7.3.
Table 7.2: Selected sweep parameters and their values for corner analysis
Parameter Values
Temperature [20◦C,27◦C,40◦C]
Supply Voltage [1.2V , 1.8V , 2.0V ]
FETs [tm, wp, ws, wo, wz, ﬀf, ssf]
Table 7.3: Static power consumption of the register module
Power Min Avg. Max
Normal Mode 9.9n 16.1n 34.4n
7.3 Calibration Module
The bias generator module (iBias) was tested for all corners in table 7.2
and Monte Carlo analysis were performed for the typical process corner.
Table 7.4 on the next page summarizes the mismatch and process simulations.
A simultaneous process and mismatch simulation were not performed as this
is a too pessimistic approach, assuming that there will be process deviations
between closely placed transistors. All Monte Carlo analysis are performed
using an average of 100 runs. Further, the speciﬁcations of the calibration
currents are given in table 7.5 on page 52.
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Table 7.4: Mismatch and process deviation of the reference currents
Reference Mismatch Process
Current µ[pA] σ[pA] µ[pA] σ[pA]
1nA 997.8 42.9 999.5 0.4
0.5nA 504.1 20.8 502.2 0.3
0.25nA 253.2 11.8 251.4 0.3
125pA 125.6 6.4 125.4 0.2
62.5pA 62.1 3.3 61.7 0.1
31.25pA 29.7 1.7 30.1 0.1
biasDAC 999.7 35.4 1000.0 0.2
biasFq 999.2 38.3 1000.0 0.2
biasOta 30k0 912 30k 5.0
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7.4 iDAC
The current mode DAC is tested using several test-benches. Ocean scripts
in combination with Matlab scripts were developed for automated process of
determining output characteristics and an example can be found in appendix
at page 81 and 83 respectively. The static performance, i.e. INL, DNL,
gain error and oﬀset were tested using a diode-connected cascoded transistor
load, the result given in table 7.6. Average power consumption was also
measured during the simulation. The data were captured stepping the digital
values from zero to maximum using 4µs intervals. The output values were
averaged between 2µs and 4µs using the approximation of a linear voltage
change. Leakage when put in SLEEP -mode and turn on time was also
tested. Process and Monte Carlo analysis similar to explained earlier of all
the individual current paths have been performed, summarized in table 7.7
on the following page. This makes basis for the needed calibration range
calculated using equation 3.9 and is given in the same table. Derivations
could be found in appendix at page 73.
Table 7.6: Performance summary of the iDAC-module
Parameter Measurement Requirement[LSB]. Deviation
INL 0.14LSB 1/6 -16%
DNL . 0.01LSB 1/3 -97%
Gain error . -1.67LSB NA NA
Oﬀset 0.00LSB NA NA
Leakage in SLEEP -mode 1.32nA NA NA
Turn on time ∼ 15ms NA NA
7.5 iComp
To characterise the comparator module, DC-stepped transient simulations
with resolution of 0.25LSB were used to derive the static performance similar
to what was done with the ADC Core module. In addition, process and
Monte Carlo simulations of the two-stage OTA as well as the whole module
were performed using DC analysis. The result of this is given in table 7.8 on
the next page. DC-characterisation of the comparator input impedance was
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Table 7.7: Calibration current speciﬁcations
Parameter MSB b6 b5 b4 b3 b2 b1 LSB Bias
µProess[nA] 128.00 64.00 32.00 16.00 8.00 4.00 2.00 1.00 8.00
µMismatch[nA] 128.01 64.00 32.00 16.00 8.00 4.00 2.00 1.00 8.00
σProcess[pA] 28 3 0 5 0 0 0 0 0
σMismatch[pA] 1340 672 331 173 84 50 26 16 85
Calib range[nA] ±24.1 ±12.1 ±6.0 ±3.1 ±1.5 ±0.9 ±0.5 ±0.3 ±1.5
# bits† 5+1 4+1 3+1 2+1 1+1 0 0 0 1+1
† Extra bit added for sign implementation, hence the +1
also tested to conﬁrm the right levels for the multi-level input impedance
stage in respect to the input current range, shown in ﬁgure 7.4 on the facing
page. The Matlab code for this is in appendix at page 85.
Table 7.8: Mismatch and process deviations of the iComp-module
Module Parameter µ σ
iComp Mismatch -0.004LSB 3.9pA
Process deviation -0.002LSB 5.0pA
OTA BW 3.97kHz 0.6kHz
DC-gain 8.62kV/V 0.9kV/V
Table 7.9: Current comparator speciﬁcations
Parameter Measurement[LSB] Requirement[LSB] Deviation
INL 0.15 1/6 -10%
DNL 0.11 1/3 -67%
7.6 Logic
The logic was veriﬁed through the simulation of the whole design in addition
to each sub-module being simulated alone, results not included. The DC
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Figure 7.4: Input impedance of the current comparator
characterisation and average power (transient) were checked over process
variations. The impulse generator was simulated using transient analysis
over both mismatch and process variations to ﬁnd required calibration range
for the input bias. Frequency and MSB duration were extracted from the
simulations, reported in table 7.10.
Table 7.10: Mismatch and process deviations of the ImpGen-module
Variable Mismatch Process variation
µ σ µ σ
MSB Delay 8.5µs 0.34µs 8.5µs 1.06µs
Delay 6.3µs 0.24µs 6.4µs 0.94µs
ImpGen Power 24nA 1nA 24nA 4.24nA
Logic Power 105nA 2.3nA 104nA 12nA
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Chapter 8
Analysis and Discussion
This section will analyse and discuss the design choices and obtained results
before a reasoning towards the conclusion is made. However, a comparison
of this ADC with several state-of-the-art low power, low area converters
is provided in table 8.1 to give an idea of functionality and performance
compared to other works.
Table 8.1: Comparison of low power ADCs
Parameter [2] [16] [46] [23] This Work
VDD 1V 0.6V 1V 1V 1.8
Technology 0.13µm 0.18µm 0.35µm 90nm 0.18µm
Mode I-Mode I-Mode V-Mode V-mode I-Mode
Resolution 8 8 12 8 8
ENOB 7.6bit 8 10.2 7.8 8
Area [mm2] 0.005 0.004 1† 0.054 0.078
Sampling rate 1kS/s 100kS/s 1kS/s 10MS/s 16kS/s
FOM (fJ/conv) 1314 16 435 12 242
Power [nA] 255 667 512 26k 550
†Area includes ECG circuit
From the table, it is evident that the performance of the ADC is not the best,
nor the worst in any of the performance criteria. The FOM is a clear indi-
cation of this which ends up in the middle. Also looking at the fundamental
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criteria power, this work again comes middle. Area, is though a bit larger.
However, it should be noted that it is compared with the best ADCs regard-
ing low power operation found at the moment. Another note regarding [16]
which seems superior to the others, is that mismatch is not mentioned in the
publication (section 4.3) and is suspected of using post-fabrication trimming
to obtain the resolution.
8.1 Topology
Looking into the choice of topology, it is evident that current mode SAR ADC
at the moment performs best when power and area is the criteria for an 8-bit
resolution. However, if higher resolutions are required, signiﬁcant power or
area increments are inevitable because mismatch in sub-threshold operation
is, as shown in section 4.2, exponential and thus much higher bias currents,
larger calibration circuitry and/or much larger transistors are needed.
8.2 Architecture
Each sub-module and design choices will in the following be commented and
discussed.
8.2.1 Current mode DAC
From the result section of the iDAC it is clear that a well functioning con-
verter has been made. The INL and DNL error requirements are with good
margin within the limits of the budget and will therefore presumably function
well for the intended task. Further, both gain error and oﬀset are negligi-
ble because of the selected topology and calibration module. It is therefore
expected that the full DR will be available, an thus an eﬀective number of
bits (ENOB) close to the selected resolution. A further evaluation of table
7.6 reveals a substantial turn-on time for the module. This is because of the
low current levels and high parasitic capacitances associated with the large
transistors used for the current scaling. However, because the sleep-function
is only intended to disable malfunctioning channels to save power, this has no
impact. On the other hand, when turned oﬀ, a leakage current of 1.32nA is
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still drawn from the supply. This is a high value, considering that the leakage
of a current mirror for the selected technology is in pico-range. Because of
limited time however, further investigation of this was not conducted. The
source of this is though likely to be a result of relatively short channel lengths
of the implemented switches. The reason for choosing small sized switches
was attributed the desire to implement low voltage drop in an on-state to
enable lowering of the power supply down to 1.2V . Because the switches are
used for current steering, the diﬀerence in the impedance level is the only
decisive factor for the current ﬂow, resulting in low Roff requirements. If for
the future, lower sleep-mode power consumption is required, this should be
further investigated.
Converters are often tested dynamically to check operation over diﬀerent
input frequencies conﬁrming the signal-to-noise ratio (SNR) is within spec-
iﬁcation for the required input frequency range. However, such simulations
are very time consuming because of the high number of conversions required
to make a good statistical approximation and were therefore not performed.
However, because of the low levels of noise recoded in the simulation of the
single current mirrors it was made no further attempts to test this. Con-
cerning the static performance, because of the inherent switching employed
by the SAR-algorithm, only one path will be turned on at a time. This
will reduce some of the switching noise, presumably making the actual static
performance better than the obtained results.
Looking at table 7.7, the mean value of each current path is right on spot
and the deviations caused by process variations is almost negligible. The
3σ current variation is therefore mostly due to mismatch. The large current
deviations results in the MSB needed to be calibrated with 6 bits and could be
claimed to be a disproportionate value in regard of the ADC's 8-bit resolution.
However, due to the large mismatch using sub-threshold operation, this is a
consequence and must be dealt with one way or another. Post-fabrication
trimming using lasers could have removed the need of a calibration module,
but was not an option due to the assignment requirements.
8.2.2 Current Comparator
From the results of the current comparator module it can be seen that the
DC error for determining the digital output value has a increasable small
deviation around the mean value. This conﬁrms the theory in section 3.4,
yielding high resolution at the expense of speed for high input impedance
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current comparators. It also signals that the mismatch is dependent on the
feedback loop and not the mismatch between the PMOS and NMOS transis-
tor in the ampliﬁer(inverter). When doing transient analysis, the resolution
decreases signiﬁcantly, but remains within the speciﬁcations of the error bud-
get. Looking at ﬁgure 7.4 on page 55, the correlation between the theoretical
input impedance and the implementation is clear. The multi-level impedance
feedback loop forms a > 10GΩ impedance for currents around zero, making
currents as small as 0.1nA able to create a 1V -voltage drop over the resistor.
Because of the exponential drop in resistance for increasing currents, the out-
put will never go into saturation. However, a problem arise for larger currents
as the ampliﬁer used for the feedback has a ﬁnal maximum input/output cur-
rent and for this circuit design to be ∼ 2N−1nA. However, a small overhead
was taken to allow some variation in the input bias.
The novelty of this module is high, applying a newly derived technique with
never before seen modiﬁcations. This means that the architecture is not well
tested and could prove withholding non-idealities not foreseen. A problem
which arose under development was the supply voltage dependency, which
makes the voltage supply range less ﬂexible. Normally, very low power sup-
plies can be applied to current mode circuits to reduce the power consump-
tion, thus all the other circuit parts in this design were originally design for
handling down to 1V supplies. Adaptive biasing for the ampliﬁers could
provide a solution to this, but is left to future works. However, since the
neuron-chip supplies 1.8V , this was only intended for testing purposes to see
how small power consumption was obtainable. The architecture still leaves
some room for lowering the supply voltage, though not conﬁrmed below 1.6V .
8.2.3 Logic
The circuit implementing the SAR-algorithm proved eﬃcient, using half the
current reported in [2]. The improvements compared to the original circuit
[16] is diﬃcult to predict as the reference does not mention the digital power
consumption. However, from own simulations, the applied improvements re-
duced the power consumption signiﬁcant, though a last minute change turned
out to increase the supply current by ∼ 40%, up to the reported values in this
thesis. The change was made due to layout considerations, as a digital library
became available including a ﬁnished layout. The changes increased the leak-
age current signiﬁcant due to under minimum sized transistors lengths. This
was done to ﬁnish the layout in time.
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From table 7.10 it can be seen that the impulse generation has a large stan-
dard deviation and thus need calibration. The large deviations are caused by
using a nano-range current to charge a minimum sized capacitor, though the
capacitor's contribution is the largest. The capacitor value is implemented
to be 30fF which is in close range of the parasitics. Using minimum size also
increases edge eﬀects, hence the large deviation. Because the linearity of the
ADC is aﬀected by the sampling frequency, it is important to get an as close
match to the required speed as possible. This is to leave as little margin
as possible to ensure that the sampling is ﬁnished in time. However, the
asynchronous operation of the ADC enables a hand-shake implementation
with the succeeding module which relaxes this requirement. Nevertheless, a
full 6-bit calibration module was added to be able to test a large range of
LSB/FS- ratios for testing purposes.
8.2.4 Calibration
The calibration module turned out to work very well. The bias generation
part using current division to create pico-range current sources had low de-
viations. From table 7.4 it can be seen that an approximate halving of the
standard deviation for each current splitting and that the process deviations
is in practice negligible. The absolute values do vary from perfect binary
division, but is still within good margin of half of the minimum current.
However, the mismatch of the 1nA reference is larger than the value of the
smallest current. Fortunately, for most of the chips, only small corrections
will have to be made. In addition, overhead is taken to accommodate this.
The performance of the current generating modules is summarized in table
7.5. Here it can be seen that the range of the calibration currents corresponds
well with the requirements of the DAC module. All the calibration currents
modules have also a linear response to the control input. However, a note
should be made out of the process deviation of the MSB branch being smaller
than for bit 6, even though it has larger currents and DR. The reason for
this is unclear, but could be due to leakage current deviations for the later
topology. In terms of mismatch, the natural order is observed, scaling with
DR relative to the smallest current. For the bit 2-6 topology, the current
calibration extends further by having several extra bit combinations resulting
the same output value. Deviations will therefore lead to very small steps
between these values, and could be used for ﬁne tuning. However, using
values from both the positive (POS) and negative (NEG) register will lead
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to extra power consumption and should be avoided for other than testing
purposes. Using either sourcing or sinking currents will add no extra power
consumption to the ADC as this only adjust the main DAC closer to an ideal
value.
8.2.5 Calibration Register
The calibration register turned out to use more static power than anticipated,
though operating well. The leakage current is high, and is to some extent
caused by the digital library, used for the layout considerations. It is clear
that the ﬂip-ﬂops provided with this package sacriﬁces power for space, which
if looking at the layout at page 44 is unfortunate. However, this was done
because of limited time. For future work, this should be implemented using
low leakage devices.
When the selected technology matures and more standard components are
oﬀered from the foundry, exchanging the calibration module with fuses should
be considered, as this will both minimize area and power consumption.
8.3 ADC core
The combination of the current mode DAC, current comparator and logic
together implements an ADC using less than 1µW at 1.8V . Looking at table
7.1 shows that the power estimations were close to the actual result. The
linearity of the module is within speciﬁcations looking at the ﬁgures in section
7.1, though it is evident that a 8-bit resolution approaches the limit for this
topology and given technology. The implementation oﬀers ﬂexibility as both
DR and Fs are dependent on selected bias, though not documented. Ripple
in the bias was also tested because the PTAT band-gap reference current
was reported to exhibited 5pA interference at 26MHz due to the wireless
telemetry. This had no eﬀect on the performance and is reasoned the low
frequency response of the iBias-module.
62
8.4 Future Works
In addition to all suggested improvements or areas of investigation, future
work will include testing the compliance between simulations and the actual
chip. It is also suggested to further investigate the relation between reso-
lution, bias current, DR and FS to see if simple changes to the system can
incorporate a higher resolution, higher sampling rate ADC for the neuron
chip's calibration phase at the expense of increased power. Also the DAC
functionality of the system should be investigated as the neuron chip requires
a DAC for stimulation purposes in the future. If the module could be used
for the digital interface of both recording and stimulation, much area and
power will be saved.
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Chapter 9
Conclusions
An 8-bit current mode SAR ADC operating at a 16kHz sampling frequency
using under 1µW of power has been developed. A ﬁnished layout has been
presented and the total circuit occupies less than 0.078mm2. The nominal
operating voltage is 1.8V although lower voltages can be applied for power
reduction. INL < ±0.5 and DNL < ±1 is obtained, yielding no missing
codes and thus linear operation. The production yield is less than 3σ, ob-
tained by a current calibration circuit connected to both the current mode
DAC and all the biases. This cancels the relatively large mismatch caused
by weak inversion operation of the current mirrors.
A newly developed current comparator is presented oﬀering high resolution
and fast settling relative to the current level by using an inverting ampliﬁer
connected in a multi-level impedance feedback loop. The design features
some voltage scaling issues, bit is well functioning and completable with state-
of-the-art current comparators. All this, in combination with a low power,
asynchronous SAR-algorithm implementation make up an ADC within the
given and partly derived speciﬁcations.
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Appendix A
Derivations
A.1 DAC mismatch requirements
From simulations, the standard deviation approximate halves for each bit
towards LSB for the given current level. This leads to the following relation
σMSB ' 2σbit7 ' 2nσbit(N−n−1) (A.1)
Assuming full correlation, each current branch in the iDAC will need to be
calibrated within a margin argued as follows.
Looking at both sides of the normal distributed standard deviation, a 6σ
current range must be within the range of the calibration current. In addition,
the calibration must ensure a resolution of the 1/3 · 0.5LSB as this deﬁnes
the error budget. Because of the halving of the standard deviation towards
LSB, the error for each current branch is scaled similar, shown in table A.1
(Original). However, to relax the requirements for the lower bits, the MSB
error is halved, implemented as an extra calibration bit. The next equations
then deﬁne the needed number of calibration bits.
Table A.1: Assigned error to each iDAC branch
MSB b7 b6 b5 b4 b3 b2 LSB
Original 1/2 1/4 1/8 1/16 1/32 1/64 1/128 1/256
Relaxed 1/4 1/4 1/8 1/8 1/16 1/16 1/16 1/16
73
6σ = range · resolution (A.2)
= range · LSB
2
1
3
(A.3)
range =
24σ
LSB
=
24σ
1n
[A] (A.4)
The following needs to be satisﬁed to ensure 3σ production yield and leads
to the requirements in table 7.7 on page 54.
2bit > range (A.5)
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Appendix B
Ocean Scripts
B.1 Current Mirror
1 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 ; CM − dc mismatch
3 ;
4 ; Loop L , W and current
5 ; ( or other v a r i a b l e s ) f o r MC ana l y s i s
6 ; to gain ex t en s i v e data s e t s .
7 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
8
9 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
10 ; START EDIT
11 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
12 out=o u t f i l e ("~/SimRes/cm/mc . dat" "w")
13 nob =5
14 l engder = 4
15 bredder = 4
16 de c l a r e ( nobs [ nob ] )
17 nobvalues = ' ( 0 . 2 5 n 0 .5 n 1 .0 n 10 .0n 100 .0n)
18
19 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
20 ; STOP EDIT
21 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
22
23 f o r ( aa 0 length ( nobs )−1
24 nobs [ aa ] = nth ( aa nobvalues )
25 )
26 f p r i n t f ( out , " i b i a s , length , width , mu, sd\n")
27 f o r ( b ia s 0 nob−1
28
29 f o r ( t t 1 l engder
30
31 f o r ( t2 1 bredder
32
33 lengde = 15∗ t t
34
35 ocnWaveformTool ( ' wavescan )
36 s imulator ( ' s p e c t r e )
37 des ign ( "/ ibe / use r s /bard/h18a4/Sim/test_cm/ spe c t r e / schematic / n e t l i s t / n e t l i s t ")
38 r e s u l t sD i r ( "/ ibe / use r s /bard/h18a4/Sim/test_cm/ spe c t r e / schematic " )
39 modelFi le (
40 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / des ign . s c s " "noimc ")
41 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / r e s . s c s " " restm ")
42 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cap . s c s " "captm")
43 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /bip . s c s " "biptm")
44 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / esdd i . s c s " "esddimc ")
45 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cmos73 . s c s " "cmosmc")
46 )
47 d e f i n i t i o n F i l e (
48 "/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /mcparams . s c s "
75
49 )
50 ana l y s i s ( ' dc ? saveOppoint t )
51 desVar ( "wid" 500n )
52 desVar ( "w" t2 )
53 desVar ( " l en " 180n )
54 desVar ( " l " lengde )
55 desVar ( " i b i a s " f l o a t ( nobs [ b i a s ] ) )
56 opt ion ( ' temp "37.0" )
57
58 save ( ' i "/V18/PLUS" )
59 temp( 37 .0 )
60 monteCarlo ( ? numIters "50" ? s t a r t I t e r "1"
61 ? ana l y s i sVa r i a t i on 'mismatch ?sweptParam "None"
62 ? sweptParamVals "27" ? saveData t
63 ?nomRun "yes " ?append n i l
64 ? saveProcessParams t
65 )
66 monteExpr ( "out" "IDC(\"/V18/PLUS\") " )
67 monteRun ( )
68 f p r i n t f ( out "%5.12 f " f l o a t ( nobs [ b i a s ] ) )
69 f p r i n t f ( out " ,")
70 f p r i n t f ( out "%d" lengde )
71 f p r i n t f ( out " ,")
72 f p r i n t f ( out "%d" t2 )
73 f p r i n t f ( out " ,")
74 f p r i n t f ( out "%5.14 f " average ( i ("/V18/PLUS" ? r e s u l t "mc1_dcOp−montecarlo ") ) )
75 f p r i n t f ( out " ,")
76 f p r i n t f ( out "%5.14 f " stddev ( i ("/V18/PLUS" ? r e s u l t "mc1_dcOp−montecarlo ") ) )
77 f p r i n t f ( out "\n")
78 )
79 )
80 )
81 c l o s e ( out )
Listing B.1: Ocean code for mismatch data capturing
B.2 ADC Core
1 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 ; ADC Core − t rans
3 ;
4 ; Simulate the ADCCore module us ing a ramping
5 ; input cur rent .
6 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
7 ocnWaveformTool ( ' wavescan )
8 s imulator ( ' s p e c t r e )
9 ; l o c a l d r ive f o r f a s t s imu la t i on s
10 des ign ( "/ s p e c i a l /baard/tb_adc_core/ spe c t r e / schematic / n e t l i s t / n e t l i s t ")
11 r e s u l t sD i r ( "/ s p e c i a l /baard/tb_adc_core/ spe c t r e / schematic " )
12 modelFi le (
13 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / des ign . s c s " "noitm ")
14 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / r e s . s c s " " restm ")
15 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cap . s c s " "captm")
16 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /bip . s c s " "biptm")
17 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / esdd i . s c s " " esdditm ")
18 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cmos73 . s c s " "cmostm")
19 )
20 d e f i n i t i o n F i l e (
21 "/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /mcparams . s c s "
22 )
23
24 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 ; START EDIT
26 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
27
28 nop = 1024 ; Number o f data po int s
29 test_input = 0 ; O f f s e t
30 testmode = 0 ; Enables t e s t mode i f sa t to 1 .8
31 b ia s = 1n ; LSB/ input b ia s l e v e l
32 step = 0.25n ; Step s i z e
33 bias_fq = 1.5n ; sampling f requency b ia s
34 vsupply = 1 .8 ; vo l tage supply
35 temperature = 37.0 ; temperature
36
76
37 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
38 ; STOP EDIT
39 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
40 ; s e t up s imula t ion
41 ana_time = nop∗61u+11u
42 ana l y s i s ( ' tran ? stop ana_time )
43 desVar ( " test_input " test_input )
44 desVar ( " testmode" testmode )
45 desVar ( " vsupply " vsupply )
46 desVar ( " bias_fq " bias_fq )
47 desVar ( " b ia s " b ia s )
48 desVar ( " step " step )
49 opt ion ( ' temp temperature
50 )
51 ; save only s e l e c t e d nodes to save memory
52 saveOption ( ' cu r r en t s " s e l e c t e d " )
53 saveOption ( ' pwr "none" )
54 saveOption ( ' save " s e l e c t e d " )
55 ; enable turbo and 12 p a r a l l e l CPUs
56 opt ion ( ? categ ' turboOpts ' p r o c_a f f i n i t y "0−11"
57 ' uniMode "Turbo"
58 )
59 ; s e l e c t cur rent and vo l t ag e s to save
60 save ( ' v "/DUT/vcomp" "/DUT/van_out" "/DUT/LOGIC/ y l i n e " "/DO7" "/DO6" "/DO5" "/DO4" "/
DO3" "/DO2" "/DO1" "/DO0" )
61 save ( ' i "/DUT/ i i n " "/DUT/IDAC/ iout " "/DUT/TN0/D" "/DUT/ICOMP/ i i n " "/DUT/ICOMP/VDDA" "/
DUT/LOGIC/VDDA" "/DUT/IDAC/VDDA" "/VANALOG/MINUS" "/VDDCORELIB/MINUS" )
62
63 temp( 37 .0 )
64 run ( )
65
66 ; PRINT to FILE
67 ; data . dat − DO of the ADC togethe r with a timestamp and the input cur rent
68 ; power . dat − shor t resume o f power consumption
69 ; d i a gno s t i c s . dat − p r i n t s the s e l e c t e d nodes at every 1us
70
71 s e l e c tRe s u l t ( ' tran )
72 out=o u t f i l e ("~/SimRes/adc/data . dat" "w") ; the output f i l e
73 f p r i n t f ( out , " time , b7 , b6 , b5 ,b4 , b3 , b2 , b1 , b0 , i i n \n")
74 f o r ( t t 1 nop
75 time = (61∗ t t ∗0.000001) + (10∗0 .000001)
76 f p r i n t f ( out "%5.7 f " time )
77 f p r i n t f ( out " ,")
78 f p r i n t f ( out "%5.3 f " value (VT("/DO7") , time ) )
79 f p r i n t f ( out " ,")
80 f p r i n t f ( out "%5.3 f " value (VT("/DO6") , time ) )
81 f p r i n t f ( out " ,")
82 f p r i n t f ( out "%5.3 f " value (VT("/DO5") , time ) )
83 f p r i n t f ( out " ,")
84 f p r i n t f ( out "%5.3 f " value (VT("/DO4") , time ) )
85 f p r i n t f ( out " ,")
86 f p r i n t f ( out "%5.3 f " value (VT("/DO3") , time ) )
87 f p r i n t f ( out " ,")
88 f p r i n t f ( out "%5.3 f " value (VT("/DO2") , time ) )
89 f p r i n t f ( out " ,")
90 f p r i n t f ( out "%5.3 f " value (VT("/DO1") , time ) )
91 f p r i n t f ( out " ,")
92 f p r i n t f ( out "%5.3 f " value (VT("/DO0") , time ) )
93 f p r i n t f ( out " ,")
94 f p r i n t f ( out "%5.14 f " value ( IT ("/DUT/ i i n ") , time−61u) )
95 f p r i n t f ( out "\n")
96 )
97 c l o s e ( out )
98
99 power=o u t f i l e ("~/SimRes/adc/power . dat" "w")
100 f p r i n t f ( power "ADC − Power\n")
101 tot = average ( IT ("/VANALOG/MINUS") ) ∗1G+average ( IT ("/VDDCORELIB/MINUS") ) ∗1G
102 f p r i n t f ( power "\nTOTAL:\ t \t , " )
103 f p r i n t f ( power "%5.3 f " to t )
104 f p r i n t f ( power "\ nTotal cmhv7sf : \ t \t , " )
105 f p r i n t f ( power "%5.3 f " average ( IT ("/VANALOG/MINUS") ) ∗1G)
106 f p r i n t f ( power "\ nTotal CORELIB:\ t \t , " )
107 f p r i n t f ( power "%5.3 f " average ( IT ("/VDDCORELIB/MINUS") ) ∗1G)
108 f p r i n t f ( power "\niCOMP cmhv7sf : \ t \t , " )
109 f p r i n t f ( power "%5.3 f " average ( IT ("/DUT/ICOMP/VDDA") ) ∗1G)
110 f p r i n t f ( power "\niDAC cmhv7sf : \ t \t , " )
111 f p r i n t f ( power "%5.3 f " average ( IT ("/DUT/IDAC/VDDA") ) ∗1G)
112 f p r i n t f ( power "\ nLogic cmhvsf : \ t \t , " )
113 f p r i n t f ( power "%5.3 f " average ( IT ("/DUT/LOGIC/VDDA") ) ∗1G)
114 c l o s e ( power )
115
116 diag=o u t f i l e ("~/SimRes/adc/ d i a gno s t i c s . dat" "w")
117 s e l e c tRe s u l t ( ' tran )
77
118 m0=value ( IT ("/DUT/ i i n ") 0 .9 u ? per iod 1u ?xName " time ")
119 m1=value ( IT ("/DUT/TN0/D") 0 .9 u ? per iod 1u ?xName " time ")
120 m1=value ( IT ("/DUT/IDAC/ iout ") 0 .9 u ? per iod 1u ?xName " time ")
121 m2=value ( IT ("/DUT/ICOMP/ i i n ") 0 .9 u ? per iod 1u ?xName " time ")
122 m3=value (VT("/DUT/vcomp") 0 .9 u ? per iod 1u ?xName " time ")
123 m4=value (VT("/DUT/van_out ") 0 .9 u ? per iod 1u ?xName " time ")
124 m5=value (VT("/DUT/LOGIC/ y l i n e ") 0 .9 u ? per iod 1u ?xName " time ")
125 ocnPrint ( ? output diag ?numberNotation ' s c i e n t i f i c ?numSpaces 1 m0 m1 m2 m3 m4 m5)
126 c l o s e ( diag )
Listing B.2: Ocean code for ADC Core module
B.3 Calibration Register
1 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 ; REG − t rans
3 ;
4 ; Simulate the REG module us ing a pseudo
5 ; random input s i gna l , c l o ck ing the data in .
6 ; The data i s compared with the expected va lues .
7 ; The t e s t i n c l ude s t e s t i n g f o r te s t−mode as we l l
8 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
9 ocnWaveformTool ( ' wavescan )
10 s imulator ( ' s p e c t r e )
11 des ign ( "/ ibe / use r s /bard/h18a4/Sim/tb_reg_top/ spe c t r e / schematic / n e t l i s t / n e t l i s t ")
12 r e s u l t sD i r ( "/ ibe / use r s /bard/h18a4/Sim/tb_reg_top/ spe c t r e / schematic " )
13 modelFi le (
14 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / des ign . s c s " "noitm ")
15 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / r e s . s c s " " restm ")
16 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cap . s c s " "captm")
17 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /bip . s c s " "biptm")
18 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / esdd i . s c s " " esdditm ")
19 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cmos73 . s c s " "cmostm")
20 )
21 d e f i n i t i o n F i l e (
22 "/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /mcparams . s c s "
23 )
24 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 ; START EDIT
26 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
27
28 s h i f t s = 32
29 simtime = s h i f t s ∗200n
30 vsupply = 1 .8
31 temperature = 27.0
32
33 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
34 ; STOP EDIT
35 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
36
37 ana l y s i s ( ' tran ? stop simtime ? e r r p r e s e t " l i b e r a l " )
38 desVar ( " vsupply " vsupply )
39
40 opt ion ( ? categ ' turboOpts ' psrFmax 1
41 ' psrOption "Defau l t "
42 ' numThreads 1
43 'mtOption "Auto"
44 ' e r r o rLeve l "Do not ove r r i d e "
45 ' turboSwitch t
46 )
47 saveOption ( ' cu r r en t s " s e l e c t e d " )
48 saveOption ( ' pwr "none" )
49 saveOption ( ' save " s e l e c t e d " )
50 save ( ' v "/ input " "/ c lk " "/mode" "/ c t r l 1 <7>" "/ c t r l 1 <6>" "/ c t r l 1 <5>" "/ c t r l 1 <4>" "/ c t r l 1
<3>" "/ c t r l 1 <2>" "/ c t r l 1 <1>" "/ c t r l 1 <0>" "/ ca l ib4 <0>" "/ ca l ib4 <1>" "/ ca l ib4 <2>" "/
ca l ib4 <3>" "/ ca l ib4 <4>" "/ ca l ib4 <5>" "/ ca l ib4 <6>" "/ ca l ib4 <7>" )
51 save ( ' i "/VDD/MINUS" )
52
53 temp( temperature )
54 ; run ( )
55 s e l e c tRe s u l t ( ' tran )
56
57 out=o u t f i l e ("~/SimRes/ d i g i t a l / r e g_ve r i f i c a t i o n . dat" "w")
58 f p r i n t f ( out "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n")
78
59 f p r i n t f ( out " Reg i s t e r Check . \ n")
60 f p r i n t f ( out "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n")
61 s ta tu s = 0
62
63 ; Ctrl1<7> Check
64 f o r ( t t 1 s h i f t s
65
66 now = 200n∗ tt−50n
67 prev = 200n∗ tt−100n
68
69 t e s t = value (VT("/ c t r l 1 <7>") ,now)
70 t e s t 2 = value (VT("/ input ") , prev )
71
72 p r i n t f ( "Checking \"/ c t r l 1 <7>\" at %5.0 fn s " now∗1G)
73 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
74
75 i f ( round ( t e s t ) != round ( t e s t 2 ) then
76 p r i n t f ( " Fa i l ed \n")
77 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
78 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
79 s ta tu s = 1
80 e l s e
81 ; Everything i s OK
82 p r i n t f ( "OK\n")
83 )
84 )
85 ; Ctr l1 Check
86 f o r ( j j 0 6
87 f o r ( t t 1 s h i f t s
88 now = 200n∗ tt−50n
89 prev = 200n∗ tt−100n
90
91 testName = s t r c a t ("/ c t r l 1 <" s p r i n t f ( n i l "%d" j j ) ">")
92 testName2 = s t r c a t ("/ c t r l 1 <" s p r i n t f ( n i l "%d" j j +1) ">")
93 t e s t = value (VT( testName ) ,now)
94 t e s t 2 = value (VT( testName2 ) , prev )
95
96 p r i n t f ( "Checking %L at %5.0 fn s " testName now∗1G)
97 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
98
99
100 ; p r i n t f ( "Checking %L at %5.0 f ns − " testName now∗1G)
101 ; p r i n t f ( "%5.1 f vs %5.1 f − " t e s t t e s t 2 )
102
103 i f ( round ( t e s t ) != round ( t e s t 2 ) then
104 p r i n t f ( " Fa i l ed \n")
105 s ta tu s = 1
106 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
107 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
108 e l s e
109 p r i n t f ( "OK\n")
110 )
111 )
112 )
113 ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
114 ; ca l ib4 <7> Check
115 f o r ( t t 1 s h i f t s
116 now = 200n∗ tt−50n
117 prev = 200n∗ tt−100n
118
119 i f ( va lue (VT("/mode") now) > vsupply /2 then
120 ; t e s t mode , the b i t should not change
121 testName = s t r c a t ("/ ca l ib4 <7>")
122 testName2 = s t r c a t ("/ ca l ib4 <7>")
123 t e s t = value (VT( testName ) ,now)
124 t e s t 2 = value (VT( testName2 ) , prev )
125 p r i n t f ( "Checking %L at %5.0 fn s " testName now∗1G)
126 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
127
128 i f ( round ( t e s t ) != round ( t e s t 2 ) then
129 ; e r ror , the b i t i s not s to red
130 p r i n t f ( " Fa i l ed (2) \n")
131 s ta tu s = 1
132 e l s e
133 p r i n t f ( "OK\n")
134 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
135 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
136 )
137
138 e l s e
139 t e s t = value (VT("/ ca l ib4 <7>") ,now)
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140 t e s t 2 = value (VT("/ c t r l 1 <0>") , prev )
141 p r i n t f ( "Checking \"/ ca l ib4 <7>\" at %5.0 fn s " now∗1G)
142 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
143 i f ( round ( t e s t ) != round ( t e s t 2 ) then
144 p r i n t f ( " Fa i l ed \n")
145 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
146 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
147 s ta tu s = 1
148 e l s e
149 ; Everything i s OK
150 p r i n t f ( "OK\n")
151 )
152 )
153 )
154 ; c a l i b 7 Check
155 f o r ( j j 0 6
156 f o r ( t t 1 s h i f t s
157 now = 200n∗ tt−50n
158 prev = 200n∗ tt−100n
159
160 i f ( value (VT("/mode") now) > vsupply /2 then
161 ; t e s t mode , the b i t should not change
162 testName = s t r c a t ("/ ca l ib4 <" s p r i n t f ( n i l "%d" j j ) ">")
163 testName2 = s t r c a t ("/ ca l ib4 <" s p r i n t f ( n i l "%d" j j ) ">")
164 t e s t = value (VT( testName ) ,now)
165 t e s t 2 = value (VT( testName2 ) , prev )
166 p r i n t f ( "Checking %L at %5.0 fn s " testName now∗1G)
167 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
168
169 i f ( round ( t e s t ) != round ( t e s t 2 ) then
170 ; e r ror , the b i t i s not s to red
171 p r i n t f ( " Fa i l ed (2) \n")
172 s ta tu s = 1
173 e l s e
174 p r i n t f ( "OK\n")
175 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
176 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
177 )
178 e l s e
179
180 testName = s t r c a t ("/ ca l ib4 <" s p r i n t f ( n i l "%d" j j ) ">")
181 testName2 = s t r c a t ("/ ca l ib4 <" s p r i n t f ( n i l "%d" j j +1) ">")
182 t e s t = value (VT( testName ) ,now)
183 t e s t 2 = value (VT( testName2 ) , prev )
184
185 p r i n t f ( "Checking %L at %5.0 fn s " testName now∗1G)
186 p r i n t f ( "%5.1 f vs %5.0 fn s %5.1 f − " t e s t prev∗1G t e s t 2 )
187
188
189 ; p r i n t f ( "Checking %L at %5.0 f ns − " testName now∗1G)
190 ; p r i n t f ( "%5.1 f vs %5.1 f − " t e s t t e s t 2 )
191
192 i f ( round ( t e s t ) != round ( t e s t 2 ) then
193 p r i n t f ( " Fa i l ed (1) \n")
194 s ta tu s = 1
195 f p r i n t f ( out "Reg : \ t %f \ tat : %5.1 f ns\n" t e s t now∗1G)
196 f p r i n t f ( out " Input : \ t %f \ tat : %5.1 f ns\n" t e s t 2 prev∗1G)
197 e l s e
198 p r i n t f ( "OK\n")
199 )
200 )
201 )
202 )
203 ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
204 ; PRINT STATUS
205 i f ( s t a tu s==0 then
206
207 p r i n t f ("\nALL CHECKS PASSED\n")
208 f p r i n t f ( out " − Check : OK\n")
209
210 e l s e
211 p r i n t f ("\n∗∗ ERROR REPORT WRITTEN TO FILE ∗∗")
212 f p r i n t f ( out "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n")
213 f p r i n t f ( out " − Check : Fa i l ed \n")
214 )
215 f p r i n t f ( out "−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n\n")
216 c l o s e ( out )
Listing B.3: Ocean code for testing of REG module
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B.4 iDAC
1 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 ; iDAC − t rans
3 ;
4 ; Trans ient ana l y s i s o f iDAC ramping d i g i t a l input
5 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
6 ocnWaveformTool ( ' wavescan )
7 s imulator ( ' s p e c t r e )
8 des ign ( "/ ibe / use r s /bard/h18a4/Sim/tb_idac/ spe c t r e / schematic / n e t l i s t / n e t l i s t ")
9 r e s u l t sD i r ( "/ ibe / use r s /bard/h18a4/Sim/tb_idac/ spe c t r e / schematic " )
10 modelFi le (
11 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / des ign . s c s " "noitm ")
12 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / r e s . s c s " " restm ")
13 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cap . s c s " "captm")
14 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /bip . s c s " "biptm")
15 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac / esdd i . s c s " " esdditm ")
16 ' ("/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /cmos73 . s c s " "cmostm")
17 )
18 d e f i n i t i o n F i l e (
19 "/ usr / l o c a l / cadence / k i t s /ams/3.77/ spe c t r e /h18/ soac /mcparams . s c s "
20 )
21
22 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
23 ; START EDIT
24 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
25 nop = 256 ; Number o f data po int s
26 step_time = 6u ; conver s ion time
27
28 read_time = 5.9u ; read out data time 2
29 read_time2 = 3.9u ; read out data time 1
30 l sb = 1n ; LSB
31 temperature = 20.0 ; temperature
32 vsupply = 1 .8 ; supply
33
34 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
35 ; STOP EDIT
36 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
37
38 ; Star t Simulat ion
39 sim_time = nop∗ step_time
40
41 ana l y s i s ( ' tran ? stop sim_time )
42 desVar ( " vsupply " vsupply )
43 desVar ( " t i d " step_time )
44 desVar ( " b ia s " l sb )
45 opt ion ( ' temp temperature
46 )
47 ; opt ion ( ? categ ' turboOpts ' psrFmax 1
48 ; ' psrOption "Defau l t "
49 ; ' numThreads 1
50 ; 'mtOption "Auto"
51 ; ' e r r o rLeve l "Do not ove r r i d e "
52 ; ' turboSwitch t
53 ; )
54 saveOption ( ' cu r r en t s " s e l e c t e d " )
55 saveOption ( ' pwr "none" )
56 saveOption ( ' save " s e l e c t e d " )
57 save ( ' i "/DUT/VDDA" "/V13/PLUS" "/DUT/TP50/S" "/VCORELIB/MINUS" )
58 temp( temperature )
59
60 out=o u t f i l e ("~/SimRes/DAC/data . dat" "w")
61 run ( )
62
63
64 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
65 ; Pr int to f i l e
66 ; data . dat − time , value1 , value2
67 ; i n f o . txt − i n f o f i l e f o r auto−de t e c t i on in matlab
68 ; −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
69 s e l e c tRe s u l t ( ' tran )
70 f p r i n t f ( out "time , valuet1 , va luet2 \n")
71 f o r ( t t 1 nop
72 time = ( step_time∗ t t ) − ( ( step_time−read_time ) ∗0.000001)
73 time2 = time−(read_time−read_time2 )
74 f p r i n t f ( out "%5.14 f " time )
75 f p r i n t f ( out " ,")
76 f p r i n t f ( out "%5.14 f " value ( IT ("/V13/PLUS") , time ) )
77 f p r i n t f ( out " ,")
78 f p r i n t f ( out "%5.14 f " value ( IT ("/V13/PLUS") , time2 ) )
79 f p r i n t f ( out "\n")
80 )
81
81
82 c l o s e ( out )
83 out=o u t f i l e ("~/SimRes/DAC/ in f o . txt " "w")
84 f p r i n t f ( out "Bias [A] , %5.14 f \n" l sb )
85 f p r i n t f ( out "DC−b ia s [A] , %5.14 f \n" value ( IT ("/DUT/TP50/S") , step_time ) )
86 f p r i n t f ( out "Time [ s ] , %5.14 f \n" step_time )
87 f p r i n t f ( out "1_Read_out_time [ s ] , %5.14 f \n" read_time )
88 f p r i n t f ( out "2_Read_out_time [ s ] , %5.14 f \n" read_time2 )
89 f p r i n t f ( out "Temp[ Ce l c iu s ] , %5.3 f \n" temperature )
90 f p r i n t f ( out "Analog Power [A] , %5.14 f \n" average ( IT ("/DUT/VDDA") ) )
91 f p r i n t f ( out " D i g i t a l Power [A] , %5.14 f \n" average ( IT ("/VCORELIB/MINUS") ) )
92 f p r i n t f ( out "Total Power [A] , %5.14 f \n" average ( IT ("/DUT/VDDA") )+average ( IT ("/VCORELIB/
MINUS") ) )
93 f p r i n t f ( out "Vsupply [V] , %5.2 f \n" vsupply )
94 f p r i n t f ( out "Module : CCM\n")
95 c l o s e ( out )
Listing B.4: Ocean code for DAC module
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Appendix C
Matlab Code
C.1 iDAC
1 %% Test iDAC module for INL and DNL
2 % − standard input i s :
3 % in l . csv containing [ time , output current ]
4 % having 1nA LSB and step s i ze .
5
6 % Select and load data simi lar to ADC
7 % − uses fo lder structure to s e l e c t dac data
8 i f get_data ( se l ect_data ( ) )
9 return ; % No f i l e = no point in doing anything : (
10 end
11
12 % Store data to proper var iab les
13 t = data ( : , 1 ) ;
14 y1 = abs ( data ( : , 2 ) ) ;
15 y2 = abs ( data ( : , 3 ) ) ;
16 y3 = ( ( y1+y2 )/2− i i n_co r r e c t i on ) ; % Average over 4us
17 x = (0:2^ bit −1) ' ; % Digi ta l input (DAC)
18 y = y3 ;
19
20 % Start Computation .
21 % Small check to check i f I have control over the input data .
22 % i f the check f a i l s , the scr ip t s terminates .
23 i f l s b > 1 .6∗ ( y (2) ) | | l s b < 0 .7∗ ( y (2) )
24 fpr int f ( ' t e s t .m −> \n\tWarning\n\tLSB check f a i l e d \n ' ) ;
25 fpr int f ( ' \ t%g > %g > %g ,  not true . \ n ' , 1 . 6∗ ( y (2) ) , l sb , 0 . 7∗ ( y (2) ) )
26 fpr int f ( ' \ tF l ipp ing  input \n ' ) ;
27 y = f l ipud ( y ) ;
28 i f l s b > 1 .6∗ ( y (2) ) | | l s b < 0 .7∗ ( y (2) )
29 fpr int f ( ' t e s t .m −> \n\ tError \n\tLSB check f a i l e d \n ' ) ;
30 fpr int f ( ' \ t%g > %g > %g ,  not true . \ n ' , 1 . 6∗ ( y (2) ) , l sb , 0 . 7∗ ( y (2) ) )
31 return
32 end
33 fpr int f ( ' \ tInput  OK ( but co r r e c t ed ) \n ' ) ;
34 end
35
36 o f f s e t = y (1) / l sb ; % Caluclate o f f e s t in l s b
37 ga i n e r r o r = (y ( length ( y ) )−y (1) ) / lsb−2^bit −1; % Calculate gainerror in l s b
38
39 % Remove o f f s e t from signa l
40 y = y−o f f s e t ∗ l s b ;
41
42 % Remove Gain error from signa l
43 y=y .∗ ( (2^ bit −1)∗ l s b ) /y (end) ;
44
45 i n l = zeros (1 , length ( y ) ) ;
46 dnl = zeros (1 , length ( y )−1) ;
47
48 % Endpoint INL
83
49 endpoint = l sb ∗x ;%−0.5∗ l s b ;
50 inl_ep = (y−endpoint ) / l sb ;
51
52 % Best f i t INL
53 bf_params = polyf it (x , y , 1 ) ;
54 b e s t f i t = bf_params (1) ∗x+bf_params (2) ;
55 in l_bf = (y − b e s t f i t ) / l sb ;
56
57 %Calculate DNL
58 for i =0: length ( y )−2
59 dnl ( i +1)=in l_bf ( i +2)−in l_bf ( i +1) ;
60 end
61
62 fpr int f ( ' \n−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
63 fpr int f ( '− DAC Performance\n ' )
64 fpr int f ( '−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
65 fpr int f ( ' INL bf :  \ t  %5.2 f  LSBs \nINL ep :  \ t  %5.2 f  LSBs \nDNL:  \ t \ t  %5.2 f  LSBs \nGain 
e r r o r :   %5.2 f  LSBs \ nOf f se t :  \ t  %5.2 f  pA \n ' , max(abs ( in l_bf ) ) ,max(abs ( inl_ep ) ) , max
(abs ( dnl ) ) , ga ine r ro r , o f f s e t )
66 fpr int f ( '−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
67
68 % Select data for output to run module .
69 i n l = in l_bf ;
70 codes = 0 : length ( i n l )−1;
Listing C.1: Calculate static iDAC performance
C.2 ADC Core
1 %% Test ADC data
2 % − Calculate INL, DNl, gain error and o f f s e t
3 % Note : Because the reso lut ion of the captured data i s f a i r l y low , the
4 % calcu la t ions are somewhat untradit ional , but w i l l g ive an approximation
5 % of the parameters .
6
7 % Select and load data
8 % − provides an in terac t i ve inter face for the se l ec t ing
9 % − Written to accept auto−detect ion of info−f i l e s
10 i f get_data ( se l ect_data ( ) )
11 return ; % No f i l e = no point in doing anything : (
12 end
13
14 % store the imported data to proper var iab les
15 t = data ( : , 1 ) ;
16 y = zeros (1 , length ( t ) ) ;
17 for i =1: length ( t ) % Convert binary adc output to dec .
18 bin_value = zeros (1 , b i t ) ;
19 for j =1: b i t
20 i f data ( i , j +1) > 0 .5
21 bin_value ( j ) = 1 ;
22 end
23 end
24 y ( i ) = ( bin2dec (num2str( bin_value , '%i ' ) ) ) ;
25 end
26 x = abs ( data ( : , end) ) ' ; % Import and convert input current (The l a s t column of data )
27 x = x−s t epS i z e ; % AUTO FIX, var iab le provided in info f i l e i f used .
28
29 % Find DNL
30 dnl = zeros (1 ,max( y )−1) ;
31 for i =1:max( y )%length ( dnl )
32 index_v2 = find (y>=i , 1 ) ;
33 index_v1 = find (y>=(i −1) ,1 ) ;
34 dnl ( i ) = ( ( x ( index_v2 )−x ( index_v1 ) ) / l sb )−1;
35 end
36
37 % Calcul tate gain error
38 lsb_avg = mean( dnl+1) ;
39 ga i n e r r o r = 2^ b i t ∗( lsb_avg−1) ;
40
41 % Calcul tate INL
42 i n l = zeros (1 ,max( y ) ) ;
43 for i =1:max( y )+1%length ( in l )
44 index_vd = find (y>=(i −1) ,1) ;
45 i n l ( i ) = (x ( index_vd ) /( l sb ) )−( i −1) ;
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46 end
47
48 i n l = in l−mean( i n l ) ;
49 codes = 0 : length ( i n l )−1;
50 o f f s e t = (x ( find ( y==1,1) )−8e−9−l s b ) / l sb ;
51
52 fpr int f ( ' \n−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
53 fpr int f ( '− DAC Performance\n ' )
54 fpr int f ( '− Reso lut ion :  1/% i  LSBs\n ' , ( l s b / s t epS i z e ) )
55 fpr int f ( '−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
56 fpr int f ( ' INL :  \ t \ t  %5.2 f  LSBs \nDNL:  \ t \ t  %5.2 f  LSBs \nGain e r r o r :   %5.2 f  LSBs \ nOf f s e t :
 \ t  %5.2 f  LSBs \n ' , max(abs ( i n l ) ) , max(abs ( dnl ) ) , ga ine r ro r , o f f s e t )
57 fpr int f ( '−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n ' )
Listing C.2: Calculate static ADC Core performance
C.3 iComp input impedance
1 %% Small sc r ip t of t e s t ing input inpedance of the iComp module
2 % imports a measurement of the resistance , and compares i t
3 % with an idea l r e s i s to r
4 clear
5 clc
6 f i l eToPro c e s s = ' . . / . . / Measurements/v2 .0/ icomp/2011−06−09/v02/ r e s . csv '
7 import_data ( f i l eToPro c e s s ) ;
8 cur rent = data ( : , 1 ) ;
9 rmeasured = data ( : , 2 ) ;
10 l = length ( rmeasured )
11 i = −12.5e−9:0.01 e−9:13.1 e−9; % Input current in terva l to look at
12
13 % se l ec t ing bin for the measured data and ca lcu la tes the resis tance value .
14 values_pr_bit = ce i l ( length ( i ) /256) ;
15 bin = ( f loor ( length ( i ) /2+1)−round( values_pr_bit /2) ) : 1 : ( f loor ( length ( i ) /2+1)+round(
values_pr_bit /2) ) ;
16 i ( bin ) = i ( ( f loor ( length ( i ) /2+1)−round( values_pr_bit /2) )−1) ;
17 u = 0 . 2 ;
18 r = abs (u . / i ) ; % U=RI
19
20 % print f igure
21 f igure (1 )
22 semilogy ( i ∗1e9 , r /1 e6 )
23 hold on
24 grid on
25 semilogy ( i ∗1e9 , rmeasured /1e6 , ' r ' )
26 hold o f f
27 axis ([−128e−1 128e−1 10^1 10^6])
28 xlabel ( ' Input  cur rent  I_C [nA] ' )
29 ylabel ( ' Input  Res i s tance  [M\Omega ] ' )
30 legend ( ' Estimated ' , 'Measured ' )
Listing C.3: Compare imput impedance of iComp with a resistor
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Appendix D
Pin overview
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Table D.1: ADC pin overview
PIN # NAME I/O DESCRIPTION
TYPE DIR MDOE DRIVE
1 EN D I V NA Start conversion
2 RESET D I V NA External reset
3 SLEEP D I V NA Active low, for turn-
ing of analogue compo-
nents. Turn on time ∼
15ms
4 MODE D I V NA 0 - Normal Mode
1 - Test Mode
5 IN A I 0-256nA
MODE=0 I , Input current
MODE=1 O , DAC Output current
6 IBIAS A I I 1nA Input bias current
7 VBIAS A I V 0.8V Input bias voltage
8 EOC D O V 1x End of conversion
9 DO7 D O V 1x Data out MSB
10 DO6 D O V 1x Data out bit 7
11 DO5 D O V 1x Data out bit 6
12 DO4 D O V 1x Data out bit 5
13 DO3 D O V 1x Data out bit 4
14 DO2 D O V 1x Data out bit 3
15 DO1 D O V 1x Data out bit 2
16 DO0 D O V 1x Data out bit LSB
17 SDI D I V 1x Serial data line for cal-
ibration bits and DAC
test input
18 SCK D I V 1x Clock for SDI
19 VDD IP NA V NA Power
20 GND IP NA V NA Ground
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Appendix E
Measurements
E.1 Current Mirror
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